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ABSTRACT
Three-dimensional (3D) integration technologies, including interposer-based integration,
are among the most promising solutions to meet the increased demand for high performance
computing, high chip density, and small form factor. Key technologies that enable 3D integration
include through-substrate vias and solder joints. Glass is considered as a promising substrate
material for interposer-based 3D integration technology especially in radio frequency applications
because of glass’s high resistivity, low dielectric constant, low electrical loss, and the adjustable
coefficient of thermal expansion (CTE). However, during fabrication or service, through-glass vias
can suffer from interface delamination and substrate cracking. The problem of copper protrusion
is also detrimental to the package performance and causes serious reliability problems for the
integrity of signal layers. On the other hand, the Controlled Collapse Chip Connections (C4bumps) and micro-bump solder joints, which are important for chip-to-substrate and chip-to-chip
connections, can experience cyclic or interrupted stress conditions when used for applications such
as in data centers and networking servers. Therefore, it is important to test solder joints under nearapplication conditions, which is currently lacking. In this work, finite element analysis and
experimental work were combined to examine these reliability aspects in through-glass vias and
solder joints. For through-glass vias, stresses and potential locations for cracking or delamination
were studied using energy release rate to evaluate the interface reliability and the substrate cracking
susceptibility. In addition, experimental tests are used to evaluate the reliability problems
associated with copper protrusion in TGVs. Material characterization such as nanoindentation and
microcompression are used to evaluate the material properties of TGVs. For the solder joints, the
microstructural evolution and crack formation were studied for micro-bumps and C4 bumps that
iii

were subjected to three unique testing conditions. The role of intermetallic formation and solder
volume was discussed. The results from this work provide a new prospective and offer potential
design guidelines on the reliability of these important structures for 3D integration.
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CHAPTER 1: INTRODUCTION
1.1

The Trend of Microelectronics Evolution and Heterogenous Integration

Based on Moore’s law, the number of transistors on a semiconductor chip is doubled every
two years [1]. As a result, chips have become increasingly crowded with transistors enabling them
to be more powerful and multi-functional. But this continuous downward scaling of transistors has
quickened the semiconductor industry’s approach towards a fundamental material’s limit
preventing the further densification of chips with transistors. This threatened the perspective of the
semiconductor industry to continue to satisfy the increased demand for more powerful electronics.
As a result, new and creative designs, such as the System on Chip (SOC) and System on
Package (SOP), have emerged to overcome the foreseeable fundamental material’s limit
obstructing Moore’s law scaling. Comparing to SOC, which provides the ability to integrate
multiple functionalities on a single chip, SOP allows the heterogeneous integration of multiple
dies on a single package and is more efficient and cost effective. SOP is also more compatible with
the limited space provided in mobile products, enabling the revolution of the Wi-Fi based
communications and the wide variety of consumer cell phones and mobile appliances. Among the
possible integration technologies for SOP, 3D integration and interposer-based 2.5D integration
have emerged as the most promising approaches to meet the ever-increasing demand for faster
internet and wireless communications.

1.2

The Interposer and 3D-IC Technology

In both the interposer-based 2.5D and the 3D integration schemes, the microelectronics
integration is enabled by essential components such as the through-substrate vias and the solder
1

joints: micro-bumps (µ-bumps) and the Controlled Collapsed Chip Connection (C4 bumps). These
structures offer advantages including high band-width, high wiring density, low latency, and lower
cost while meeting stringent power requirement [2]. An illustration showing both the 2.5D and the
3D integration schemes using the through substrate vias and solder joints is presented in Figure 11. This figure shows how the logic die is side-by-side with an application specific integrated circuit
(ASIC) on top of the interposer, which. is connected to the package substrate at its bottom side.
The interposer connects mechanically and electrically with the substrate at its bottom side using
the C4 bumps. Figure 1-1 also shows the vertical 3D integration layout, as seen by how the
dynamic random-access memory (DRAM) chips are stacked vertically atop of each other and
interconnected vertically by µ-bumps and through-silicon vias (TSVs).

Figure 1-1: The structure of a typical 2.5D/ 3D package involving the use of through package
vias, the interposer, and solder joints [3].
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1.2.1

Glass Interposers and Through-Glass Vias

Silicon (Si) is widely adopted as an interposer material due to the low thermal mismatch
stress between the Si chips and the Si-based interposer substrate. However, cost, electrical
performance, as well as the reliability issues, due to the large coefficient of thermal expansion
(CTE) mismatch between Si and the copper (Cu) TSVs, impose important challenges on the use
of Si interposers. This has promoted the search for new materials for the interposer fabrication,
and glass has emerged as a promising alternative substrate material for this purpose.
Technical glass has many advantages such as adjustable CTE (through the modifications
of glass composition), dimensional stability, surface flatness, high resistivity, excellent insertion
loss in high frequency applications, and the availability of thin and large panels with low cost [48]. These unique traits make engineered glass the most promising substrate material for low-cost
2.5D integration and have promoted the development of Cu filled through-glass vias (TGVs) as
the vertical interconnects.
TGVs serve two main functions for glass interposers. First, they provide the electrical
connections among the package components, and second, they assist in heat dissipation during the
operation of the component because glass substrates have low thermal conductivity [9]. However,
glass is a brittle material, and thus is prone to cracking during the fabrication and operation of
TGVs. Due to this brittleness, ultra-thin glass is also difficult to handle. Moreover, the
incorporation of Cu as a via filling material in TGVs introduces additional thermo-mechanical
reliability challenges. Due to the large thermal stresses generated by the CTE mismatch between
glass and Cu, reliability problems such as Cu protrusion, interface delamination, and cracking in
the glass substrate are possible. If not fully understood, these reliability problems impose serious
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limitations to the adoption of glass for the interposer technology, especially for fine pitch TGVs
in thin glass substrates. Therefore, a thorough and a comprehensive understanding of the thermomechanical reliability problems and the materials properties for TGVs in glass interposers is
needed.

1.3

Lead-free Solder Joints for 2.5D and 3D Integration

In addition to the through-substrate vias, another enabling component for microelectronics
integration is the solder joints. These are classified into two groups: µ-bumps that establish the
mechanical, electrical, and the thermal connections between the dies, and the C4 bumps that
connect the die to the substrate. Figure 1-2 shows a typical cross-section of a 3D integrated circuits
package involving the use of the μ-bumps to connect stacked dies, and the use of C4 bumps, to
connect the lower-tier die, die 1, to the substrate. Figure 1-3 shows a typical Tin (Sn)-based μbump where different structural components are visible, including the intermetallic compounds
(IMCs). Figure 1-4 shows a similar representation for the structure of a typical C4 bump.

Figure 1-2: A cross section in a typical 3D-multifunctional integrated circuit showing the
locations of the µ-bumps and C4 bumps in the package. © 2019 IEEE.
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Figure 1-3: The structure of a typical µ-bump used as an interface structure to connect multiple
dies.

Figure 1-4: The structure of a typical C4 bump used as an interface structure to connect the
interposer with the substrate dies.
The main joint material is the solder which occupies the largest volume in a typical solder
joint. During reflow, liquid solder wets the connecting pads on the interfacing chips, and upon
solidification, a rigid mechanical joint is formed. Sn based lead free solder is the most commonly
used material in solder joint for modern electronics due to its superior mechanical strength, best in
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class electrical and thermal conductivities, and fatigue and creep resistance [10]. Nevertheless, the
formation and growth of intermetallic compounds (IMCs) during the solder reflow process or
during the operational lifetime of the component is a major factor influencing the reliability of the
solder joint. These IMCs form in the bulk of the solder, or between the solder and the under-bump
metallization (UBM) deposited on the connecting pads. A thin layer of IMC is essential to the
mechanical strength requirement of the solder joint [11]. But a thick IMC layer is detrimental and
shortens the solder joint fatigue life during temperature or power cycling. Mechanically, the
detrimental effects of IMCs in solder joints arise from their brittleness and stresses induced by
volume shrinkage. When the IMC to solder ratio is large, the mechanical properties of the IMC
will dominate the mechanical response in a typical solder joint. Electrically, IMCs have low
electrical conductivity and therefore degrade the electrical performance of the joint. With modern
electronic packages running in a variety of environments, it is important to understand and evaluate
the effects from such conditions on the materials reactions and thermal stresses of solder joints by
testing at near application conditions. Documenting the effect of testing conditions on the
reliability of µ-bumps and C4 bumps joints is of both scientific and practical importance. This is
because µ-bumps and C4 bumps are solder joints with different structural and thermomechanical
attributes. µ-bumps have smaller solder volume than C4-bumps, can grow larger IMC to solder
ratio, and are the connection points among active dies. Whereas C4- bumps have larger solder
volume that may allow it to retain some ductility during cyclic testing, have larger pad sizes, and
connect the die stack to the substrate. Therefore, these differences between the µ-bumps and C4
bumps will translate into performance differences during testing or during service and may lead to
varying reliability behaviors.
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1.4

Scope of Present Work

The work presented in the following chapters will cover several aspects of reliability in
TGVs and solder joints. For TGVs, the objective is to understand the most important reliability
aspects facing the development of the next generation glass interposers, including the susceptibility
to interfacial delamination, substrate cracking, copper protrusion, and material properties
optimization. This work will be discussed in chapters 2 through 5. The understanding of these
attributes will provide a pathway for successful implementation of TGVs for 2.5D glass
interposers. For solder joints, and because current electronics experience consistent or inconsistent
cyclic traffic patterns in service, fluctuations in temperature can occur leading to serious in field
reliability failures such as solder joint failure. Although package size, peak temperature values,
and ramp rates can influence service life for solder joints, structural dissimilarities between µbumps and C4 bumps and their impact on reliability were hardly discussed in literature. Therefore,
in chapter 6, a 3D memory device containing µ-bumps and C4 bumps is used as a test vehicle and
the effects of near service conditions on the reliability behavior of µ-bumps and C4 bumps was
studied, focusing on thermomechanical reliability stemming from IMC induced effects. The
overall conclusions of this work on TGVs and solder joints will provide a new understanding on
the reliability of these structures for 2.5 and 3D integration.
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CHAPTER 2: THE INTERFACAL RELIBILITY OF THROUGH GLASS
VIAS
2.1

Introduction

The content of this chapter has been published in the Journal of Microelectronics
International as follows [12]:
Ahmed, O., Jalilvand, G., Pollard, S., Okoro, C. and Jiang, T. (2020), "The interfacial
reliability of through-glass vias for 2.5D integrated circuits", Microelectronics International, Vol.
ahead-of-print No. ahead-of-print. https://doi.org/10.1108/MI-04-2020-0020.
The CTE mismatch between Cu and glass is the lead cause for stress-induced reliability
problems in TGVs when temperature excursion is induced during the fabrication and the operation
of the glass interposers. The origin of the thermal stress bares similarities to that observed in TSVs,
which was studied extensively in literature [13-15]. However, there are unique differences between
the two structures that differentiates their thermomechanical behavior and the failure mode that
may occur. In particular, because the diameter of a typical Cu TGV is more than ten times larger
than the diameter of a typical TSV, under the same thermal loading, a TGV would experience
much larger thermal stress than a TSV. Stress-induced interfacial delamination, while rarely occur
in a typical TSV structure, is a critical concern for TGVs. Therefore, it is very important to study
and understand the factors that can enhance or suppress the susceptibility to interfacial
delamination in TGVs. In this chapter, finite element analysis (FEA) is used to investigate the
susceptibility to interfacial delamination in TGVs. In the scope of this work, FEA has several
advantages over experimental methods such as such as bending beam tests [13, 16] and modified
edge lift off tests [17-19], which are expensive, complex, and time consuming when a large matrix
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of parameters affecting the interfacial reliability is to be studied. In addition, the sample geometry
used in these measurements is different from the real TGV structural geometry, leading to results
that may not be representative of the stress distribution and interfacial behaviors between the Cu
via and the surrounding glass substrate. FEA allows for the examination of stresses in irregular
shapes or complex structures, such as those of TGVs and enables “virtual experiments”, where
factors that influence the thermomechanical behavior of TGVs and the interfacial reliability under
various thermal loads can be studied. In this study, the energy release rate is calculated numerically
to assess the susceptibility to interfacial failure. The numerical results obtained by FEA are
compared to those of analytical solutions. Important material and design parameters that affect the
driving force for delamination are studied and identified.

2.2

Methods and Materials

To identify the driving forces for interfacial delamination in TGV structures, FEA
simulations using the commercial package ABAQUS (version 6.20) were performed. An
axisymmetric model, Figure 2-1, is created to represent an isolated via embedded in a glass
substrate. The via material is Cu with a diameter of 50 µm and the glass is fused silica with a height
of 300 µm by a width of 600 µm. With a typical TGV structures, a thin barrier layer is sometimes
incorporated between the TGV and the glass substrate to enhance adhesion, suppress diffusion,
and/ or improve electrical characteristics. When present, this barrier layer is usually made from Ti
or Ta, or their corresponding nitrides such as TiN and TaN. Because this layer is very thin, around
0.1 µm [20-22], it has minimal effect on the stress driving interface delamination. Thus, it will be
ignored in FEA and the TGV structure will be modeled as a bilayer of Cu and glass. Meshing was
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conducted using CAX8 element type and the total number of elements is 720600. An exploded
view of the top portion of the model is also given in Figure 2-1 showing the mesh. The
axisymmetric model was fixed at the bottom as seen in Figure 2-1 with boundary conditions of
UR=UZ at the lower edge of the model. An applied thermal load of -375° was used, which
corresponds to the cooling from 400°C to room temperatures, a thermal load that a TGV typically
experiences during the fabrication process [23]. The interfacial delamination susceptibility is
examined by evaluating the steady state energy release rate (ERR) by the method of J-integral [2426] at a defined crack location, as marked in Figure 2-1. All the materials used in this model have
their properties listed in Table. 1. For simplicity, all materials used in this model are assumed
elastic isotropic.

Figure 2-1: The axisymmetric model used to calculate the ERR for interfacial delamination at the
marked crack location.
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Table 2-1: Thermomechanical properties of all materials used in FEA.
Material

CTE (ppm/°C)

v

Copper (Cu) [27]

Elastic Modulus
(GPa)
110

17

0.35

Aluminum (Al) [27]

70

20

0.35

Nickel (Ni) [27]

207

13

0.31

SnBi [28]

11.9

14.2

0.4

Tungsten (W) [27]

400

4.4

0.28

Fused silica [29]

73

0.57

0.16

EXG glass [30]

73.6

3.17

0.23

RXP-4M [31]

1.345

45

0.3

Analytically, ERR for interfacial delamination can be obtained by comparing the elastic
strain energy far ahead of and far behind the crack front for an infinitely long TGV embedded in
an infinite glass substrate [32]. Neglecting the elastic mismatch, the analytical solutions for ERR
under cooling (∆𝑇 < 0) can be expressed as:
𝐶𝑜𝑜𝑙𝑖𝑛𝑔

𝐺𝑆𝑆

=

2
𝐸 𝜀𝑇
𝐷𝑣𝑖𝑎

4(1−𝑣)

(1)

where 𝜀𝑇 = (𝛼𝑣𝑖𝑎 − 𝛼𝑔𝑙𝑎𝑠𝑠 )∆𝑇 is the thermal mismatch strain, 𝛼𝑣𝑖𝑎 and 𝛼𝑔𝑙𝑎𝑠𝑠 are the
thermal expansion coefficients of the via material and the glass, respectively, 𝐸 is the elastic
modulus (𝐸 = 𝐸𝑣𝑖𝑎 = 𝐸𝑔𝑙𝑎𝑠𝑠 ), and 𝑣 is the Poisson’s ratio (𝑣 = 𝑣𝑣𝑖𝑎 = 𝑣𝑔𝑙𝑎𝑠𝑠 ).
Equation 1 shows that the ERR is linearly proportional to the via diameter, 𝐷 and to the
square of the thermal strain, 𝜀𝑇 = (𝛼𝑣𝑖𝑎 − 𝛼𝑔𝑙𝑎𝑠𝑠 )∆𝑇. Therefore, down scaling of the via diameter
can be an effective approach to reduce the driving force for interfacial delamination. Also, reducing
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the CTE mismatch between the via material and the substrate material will greatly reduce the ERR
for delamination, as ERR is dependent on the square of 𝜀𝑇 .

2.3
2.3.1

Results and Discussion

Thermomechanical Stresses Induced Upon Cooling

Figure 2-2 shows the distribution of the radial and shear stresses that are generated in the
TGV structure upon cooling. In Figure 2-2 (a), the radial stress (σR) is tensile at the marked
interfacial crack location. This leads to crack opening at the interface of the Cu with glass by mode
I. From Figure 2-2 (b), the shear stress (σRZ) can be seen as highly concentrated at the top interface
between Cu and glass. This contributes to the fracture failure at this interface by mode II. When
combined, the effect of σR and σRZ promotes mixed mode (mode I and mode II) circumferential
cracks (C-cracks) at the via/glass interface, which is illustrated in Figure 2-2 (c).

Figure 2-2: (a) The distribution of radial stress, 𝜎𝑅 , calculated by FEA. (b) The distribution of
shear stress, 𝜎𝑅𝑍 , calculated by FEA. Only the top half of the model from Z/H=0 to Z/H=0.5 is
shown. (c) Illustration of C-cracks formed at the via/glass interface upon cooling.
Based on the stress distributions presented in Figure 2-2, it can be concluded that the
combined effects of σR and σRZ promote mixed mode fracture (mode I and mode II), subjecting the
12

structure to risks of interfacial delamination by the formation of circumferential cracks (C-cracks)
at the via/glass interface. To understand the effect of the via diameter on the susceptibility to
interfacial delamination, the same TGV geometry and material properties as described in section
2.2 were implemented in equation 1 to quantify the calculate the analytical ERR. The result is
presented in Figure 2-3 (a) and it shows how the ERR increases with the via diameter when Cu
and fused silica glass are used. For the same via geometry and materials, FEA simulations were
conducted to extract the corresponding ERR values numerically and compared to the analytical
solution. The results in Figure 2-3 (b) show how the values of the energy release rate resulted from
simulation are in agreement with the analytical values. The ERR values are smaller for smaller
cracks but increase as the crack length increases before it starts to approach the steady state
analytical values.

Figure 2-3: (a) The steady state energy release rate obtained by the analytical solution plotted as
a function of the thermal load, 𝛥𝑇, and the via diameter, 𝐷. (b) Comparison of the energy release
rate obtained from FEA and the analytical solutions for vias with different diameters, 𝐷 = 30𝜇𝑚
and 𝐷 = 50𝜇𝑚
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2.3.2

Effect of Pitch Distance

It has been shown that stress fields can couple during BEOL processes leading to various
effects, most notably the carrier mobility change in Si [33, 34]. Mechanically, the susceptibility to
the formation of C-cracks is also influenced by the coupling of stress fields during cooling [3537]. These stress fields can enhance or suppress cracking susceptibility, depending on their
coupled magnitudes relative to the crack propagation direction. As mentioned earlier, the
formation of a C-crack upon cooling is enhanced by the coupling of σR and σRZ at the via/ glass
interface. Therefore, it is important to investigate how changing the via pitch can influence the
coupling of stress fields. Axisymmetric models with two separate cases were built. In the first
case, an isolated via model was built, which corresponded to a pitch-to-diameter ratio of P/D =∞.
In the second model, a pitch-to-diameter ratio equivalent to P/D=2 was simulated. The via material
is Cu with a diameter of 50 µm and the substrate material is fused silica glass, with properties
described in section 2-2.
Figure 2-4 (a) shows the ERR results for the via pitch effect for the two simulated cases:
P/D=∞ and (P/D= 2. The energy release rate for a C-crack growth at the via/glass interface is lower
for the case where P/D=2, even though via proximity is expected to enhance stress. To understand
why this happened, the stress fields for the two cases was examined and presented in Figure 2-4
(b). Comparing to the stress field of an isolated via (P/D=∞), which was presented in Figure 2-2
(a), when two vias are close to each other with (P/D= 2), Fig. 2-4 (b) shows that the stress field
imposed by the neighboring via will lead to a reduction of σR below the crack. Since σR acts as
the opening stress for delamination, reducing σR, therefore, reduces the driving force for interfacial
delamination for vias with a smaller pitch distance. This observation on the effect pitch distance
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on the interfacial reliability of TGVs may have different implications compared to that observed
in Cu TSVs, where reducing the pitch distance negatively alters the carrier mobility [33, 34].
Therefore, the use of glass interposers with smaller pitch enhances their mechanical reliability
without degradation in electrical performance because TGV interposers are passive. This gives
TGVs a better leverage over TSVs in satisfying the demand for high integration density while
maintaining mechanical integrity for future 2.5 integration.

Figure 2-4: (a) The effect of the via pitch distance on the driving force for delamination upon
cooling. (b) The contour of radial stress, σR, calculated by FEA for (P/D=2).
2.3.3

Effect of the Via Aspect Ratio

FEA simulations were conducted to evaluate the ability of C-cracks to form at the Cu/ glass
interface by numerically calculating the values of the energy release rate as a function of varying
the TGV interposer thickness, or, when the diameter is fixed, the aspect ratio (H:D). An
axisymmetric model was built in ABAQUS similar to the model presented in Figure 2-1, consisting
of a single copper via with a diameter of 50 µm embedded in a fused silica glass substrate. The
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aspect ratios investigated are 2,3,4,6, and 10. Other aspects of the model, such as material
properties and boundary conditions, are all similar to the ones presented in section 2.2.
Results for this analysis are presented in Figure 2-5. The energy release rate for a C-crack
at the via/ glass interface increases as the aspect ratio decreases, i,e. thinner wafers are more
susceptible to delamination by C-cracks, and this is shown in Figure 2-5 (a). Although thin sections
provide more flexibility for integrating more heterogeneous components by occupying smaller real
estate in the package, the results of Figure 2-5 (a) indicate unfavorable interfacial reliability of
thinner wafers due to enhanced susceptibility to the formation of C-cracks.
To understand the reason behind the degraded interfacial reliability performance for thinner
samples, the magnitude of stresses at the via/ glass interface are examined and are presented in
Figure 2-5 (b) for the different aspect ratios. It can be seen that higher radial stress is observed near
the wafer surface for the case of thinner wafers. This is because as the via height becomes smaller,
the stress interaction between the top and the bottom ends of the via becomes more pronounced,
leading to larger driving force for crack opening at smaller aspect ratios.

Figure 2-5: (a) The effects of via aspect ratio (AR=H:D) on the energy release rate for
delamination. (b) The radial stress along the Cu/ glass interface at the top 15µm of the TGV for
different aspect ratios. All models considered a fixed via diameter of D=50µm with ∆T= -375°C
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2.3.4

Effect of the Via Geometry

As seen in section 2.4.2, the ability of the C-crack to form due to delamination is dependent
on the magnitude of the radial tensile stress that arise during cooling. It is also shown in Figure 23 (a) how the energy release rate for interfacial delamination decreases for vias with smaller
diameters. Therefore, there is an indication that reducing the via volume can reduce the
susceptibility to interface delamination by C-cracks. One route to realize this volume reduction is
to change the via geometry. Alternative via geometries include an annular via, which is a via with
an empty central cylindrical hole, and a substrate cored via, which is a via that is filled with a
cylindrical volume of the same material as the substrate. In both of these vias, the metal region is
a hollow cylinder with an inner radius, r1, and outer radius, r2. An illustration of the annular via
and the substrate cored via along with the traditional fully filled solid via is shown in Figure 2-6.

Figure 2-6: An illustration of the various via geometries: (a) Fully filled solid via (b) Annular
via, and (c) Substrate-cored via.

The analytical solution for the steady state energy release rate for an annular via is given
by [38]:
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𝐺𝑠𝑠 =

𝐸(∆𝛼∆𝑇)2 𝑟2
2(1−𝑣)

(1 − 𝜇)2

(2)

Where E, α, and v have the same meaning as defined earlier in Equation 1, and µ is the
𝑟
radius ratio, 𝜇 = 1⁄𝑟2 . A fully filled solid via will have µ = 0, and an empty via hole will have
µ = 1.
Applying the properties of Cu and fused silica for the via and substrate in Equation 2 yields
the variation of the energy release rate as a function of the via radius and the radius ratio (µ) for
an annular via. This plot is presented in Figure 2-7 for a case of cooling from 400˚C to 25˚C (Δ𝑇 =375˚C). Point 1 represents the value of the energy release rate when a fully filled via (µ=0) is used,
with a value of ERR at 80 J/m2. This value drops to 32 J/m2 when an annular via is used with a
radius ratio of 0.6 at point 2. This is a significant reduction in the driving force of delamination
achieved by changing the via geometry from a fully filled via to an annular via.

Figure 2-7: The steady state energy release rate for the delamination during cooling for an
annular via geometry.
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FEA simulations were conducted to evaluate the variation of the energy release rate for a
solid via with a diameter of 50 µm when compared to an annular via and a substrate-cored via with
an inner radius of r1= 12.5 µm and an outer radius of r2 = 25 µm (i.e., a radius ratio of µ=0.5). An
axisymmetric model is constructed in ABAQUS with similar model assignments as presented in
section 2.2.
The ERR result of this numerical analysis is presented in Figure 2-8 (a). Stress distribution
for the three geometries were also analyzed and presented in Figure 2-8 (b), 2-8 (c), and 2-8 (d)
for the solid, annular via, and a substrate -cored via, respectively. A fully filled solid via has the
largest variation of the energy release rate. This is because a fully filled solid via has the largest
radial stress at the via/ glass interface near (Z/H=0) as seen in Figure 2-8 (b). This large radial
stress, which is tensile in nature, contributes to opening of the C-crack and drives delamination by
mode-I. An annular via, shown in Fig. 2-8 (c), has lower radial stress, and subsequently lower
energy release rate as shown in Figure 2-8 (a). This agrees well with the analytical solution
presented in Figure 2-7 and confirms that reducing the material volume can be effective in reducing
the delamination driving force. The substrate cored via has the lowest energy release rate variation.
Although creating via geometry with a substrate cored filling might be challenging, this via
geometry provides the lowest driving force for delamination for a via with such a large diameter.
The reason behind the lower energy rate for a substrate cored via is understood by examining
Figure 2-8 (d). It shows how the radial stress is the lowest for this via geometry. Therefore, it
provides lower driving force for interface delamination
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Figure 2-8: (a) Comparison of the energy release rate for delamination during cooling for the
fully filled solid via, annular via, and a substrate-cored via. Cu and fused silica were used as the
via and substrate materials, respectively. (b) The distribution of the radial stress for fully filled
solid via, (c) annular via, and (d) substrate-cored via. Z/H=0 is the wafer top surface, and
Z/H=0.5 is the middle of the via.
2.3.5

Effect of Via Metallization

The effect of via metallization on ERR was studied for a few potential materials including
Al, Ni, SnBi, and W. For each material, the ERR was calculated using the analytical solution for
three via diameters (10μm, 30μm, and 50μm) and compared to that of Cu. The results are shown
in Figure 2-9 (a). Al showed the largest susceptibility to cracking by having the largest energy
release rate compared to other via materials, whereas W showed the lowest. Despite having an
elastic modulus comparable to both types of glass substrates, Al has the largest thermal strain
mismatch value with the fused silica glass substrate, yielding the largest energy release rate
changes. Its energy release rate also increases with the via diameter as predicted by Equation 1.
On the other hand, W has the lowest thermal mismatch strain. Therefore, its energy release rate
falls at the low end of the spectrum despite of having a very large elastic modulus. The ERR was
also calculated by FEA using material properties listed in Table 1. As shown in Figure 2-9 (b),
similar trend of ERR was obtained, where ERRAl>ERRCu>ERRSnBi>ERRNi>ERRW.
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Figure 2-9: The effects of via metallization on the driving force of interfacial delamination. (a)
Analytical solution for three different via diameters. (b) ERR calculated by FEA for the five via
metallization materials. Fused silica was used as the substrate material. Via diameter was
D=50µm, and the thermal load was 𝛥𝑇 = −375°𝐶.
2.3.6

Effect of the Glass Substrate Material

In addition to fused silica glass, EXG glass is another potential material to be used as a
glass substrate for interposers. The properties of EXG glass are presented in Table 1. Compared to
fused silica, EXG has a larger CTE, but comparable young’s modulus. In Figure 2-10, the ERR
for EXG glass was calculated, analytically and numerically, and compared to that of fused silica.
The results show that EXG glass may be beneficial for reduced risk of delamination because of its
lower susceptibility to form C-cracks as presented in Figure 2-10 by the lower values of ERR. As
the CTE mismatch between Cu and the EXG glass (Δ𝛼 = 𝛼𝑔𝑙𝑎𝑠𝑠 – 𝛼𝑣𝑖𝑎 ) is smaller comparing to
that of fused silica, this reduction of ERR was observed.
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Figure 2-10: Comparison of the energy release rate results between simulation and analytical
values for a copper via (D= 50 µm) in EXG glass and in fused silica.
2.3.7

Effect of E, v, and CTE

Based on Equation 1, the values of the ERR for interfacial delamination are directly related
to the elastic modulus, the square of the thermal mismatch strain, and Poisson’s ratio. Therefore,
variations in ERR will be a direct reflection of variation in the above-mentioned quantities. In
literature, the material properties of the Cu TGV are reported extensively, but there are differences
in the magnitudes of these properties in the published literature [39, 40]. The elastic modulus and
CTE of Cu are both temperature dependent quantities [41, 42]. Also, the value of the Poisson’s
ratio of Cu has been reported in literature with a value of 0.3 [43]. Therefore, the dependence of
the ERR values for interfacial delamination on the material properties of the Cu TGV may raise
questions on how the trend of susceptibility to interfacial delamination discussed in this chapter
can be influenced by material properties variation. Therefore, the effect of variations in the elastic
modulus, CTE, and Poisson’s ratio of Cu are investigated in this section through a series of
simulations. The purpose is to identify how the trend of the ERR values will change in response
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to these material variations, thereby answering the questions of how the approach used in this
chapter to assess interfacial delamination maybe affected by those materials variations.
Figure 2-11 shows the variation of ERR in response to changes in the elastic modulus,
CTE, and Poisson’s ratio for a Cu TGV in fused silica glass at a crack length of 65 µm. This crack
length was chosen because it is the value at which the ERR reaches steady state as seen in Figure
2-10.
Figure 2-11 (a) shows the variation of the ERR with variations in the elastic modulus. By
changing the value of the elastic modulus by ± 10%, a linear variation in the ERR of ±4 % is
recorded. This indicates that variations in the elastic modulus reported in literature or variations
due to temperature dependency will result in a similar trend in the values of the ERR. Hereby not
affecting the trend observed for interfacial delamination discussed in this chapter. A similar
observation is seen with the variation of ERR with Poisson’s ratio and the variation of ERR with
the CTE in Figure 2-11 (b), and (c), respectively. However, it is important to note that while a
change of ±10% in the value of the elastic modulus and the Poisson’s ratio resulted in a ±4% and
±5% change in the value of the ERR for both material properties, respectively, a ±10% change in
the value of the CTE resulted in a ±20 % change in the value of the ERR. This further underscores
the effect of the square dependence of the CTE mismatch on the value for the ERR seen in Equation
1 and highlights the importance of this property on the reliability against interfacial delamination.
This result also underscores the advantage of glass as an interposer substrate material, because the
material properties of glass, including CTE, are tunable.
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Figure 2-11: The variation of the ERR with the properties of Cu TGV (a) The variation of the
ERR with the elastic modulus. (b) The variation of the ERR with the Poisson’s ratio, and (c) The
variation of the ERR with CTE.
2.4

Summary

The interfacial reliability is one of the most important aspects that needs to be understood
in order to mitigate the risks of failure in TGVs. Analytical expressions for ERR for the formation
of a C crack at the Cu/ glass interface show a direct proportionality with the via diameter and with
the square of the thermal mismatch strain. The latter has the largest influence on the values of the
energy release rate. The larger the via diameters, the larger the ERRs for interface delamination
by C-cracks. Decreasing the pitch distance reduces the risk for interfacial delamination due to the
reduction in the crack-opening stress at the Cu/ glass interface. Studying the effect of the aspect
ratio showed that the ERR for interface delamination is higher for thinner wafers. This was
indicated by the larger tensile radial stresses that develop near the Cu/glass interface upon cooling
of thin glass sections. Alternative via geometries such as annular or substrate cored vias reduce the
ERR for delamination. This was indicated by examining the values of the radial tensile stresses
upon cooling of FEA models for those vias geometries. Other via materials such as Al, Ni, SnBi,
and W followed the same trend of having the lower energy release rate when the thermal mismatch
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strain of the via material with the glass substrate material is minimum. Al with fused silica glass
showed the largest ERR whereas W showed the lowest ERR. In addition, using alternative glass
substrates, such as EXG glass, further reduces the susceptibility of interfacial delamination by
virtue of its reduced CTE mismatch with the via material, which highlights tunability of glass
composition to reduce the risk of reliability problems stemming from CTE mismatch. Finally, the
effect of variations of the values of the material properties of E, v, and CTE on the trend of ERR
was studied systematically using FEA. The results show that the trend of the interfacial
delamination behavior will not change in response to small variations in material properties.
Moreover, this study highlights that the larger the CTE mismatch, the larger the ERR for interfacial
delamination.

25

CHAPTER 3: THE RELIBILITY AGAINST SUBSTRATE CRACKING
3.1

Introduction

The content of this chapter has been published in the Journal of Multidiscipline Modeling
in Materials and Structures as follows [44]:
Ahmed, O., Okoro, C., Pollard, S. and Jiang, T. (2020), "The effect of materials and design
on the reliability of through-glass vias for 2.5 D integrated circuits: a numerical study",
Multidiscipline Modeling in Materials and Structures, Vol. ahead-of-print No. ahead-of-print.
https://doi.org/10.1108/MMMS-05-2020-0125.
During TGV fabrication and operation, and due to its intrinsic brittleness, glass can crack
causing major reliability problems. Radial cracks have been recorded to occur during glass
interposer fabrication [45]. In addition, because of its brittleness, ultra-thin glass is difficult to
handle, and this puts serious limitations on the fabrication of fine pitch TGVs in thin glass
substrates. The incorporation of Cu as a via filling material in glass substrates further exacerbate
the glass cracking problem due to the thermomechanical stresses rising in response to CTE
mismatch between glass and Cu. Therefore, a thorough and a comprehensive understanding on the
susceptibility of the glass substrate to cracking is needed. Experimentally, studies on the
mechanical reliability of glass were based on visual examination of the glass substrate to identify
cracking locations in glass samples that have completely different geometries than the real TGV
structures [46]. The complex geometry of the TGV and the many parameters that affect the
susceptibility of the glass substrate to cracking, such as the via diameter, the pitch distance, the via
pattern, and the variation in material properties render any experimental examination for the exact
TGV structure to be very costly and time-consuming. Therefore, a comprehensive FEA study on
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TGV reliability, focusing on the risks of cracking in the glass substrate during fabrication, an
aspect of TGV reliability that has never been addressed before, is vital, and will be the focus of
this chapter.

3.2

Method and Materials

Numerical simulations were carried out in order to assess the mechanical reliability of glass
to cracking. A plane strain model was created in ABAQAS (v6.20), as seen in Figure 3-1. The
model size is 150 µm ×150 µm, comprising of a Cu via of a diameter of 50 µm embedded in fused
silica glass. The node at the origin was fixed while symmetry boundary conditions were applied
as seen on the left and bottom side of the model. Continuum plane strain elements of the type
CPE4R were used totaling 20478 elements. The thermal load applied was Δ𝑇 = + 375 °C
corresponding to a process of heating from room temperature (RT) to 400°C. This thermal load
corresponded to the post-plating annealing that is a commonly used process in the fabrication of
TGVs. The Cu TGVs were assumed to have their stress fully relaxed during annealing before
cooling commenced. The analysis was simplified by utilizing elastic and isotropic materials
properties shown in Table 2-1. Stress distributions and ERR values are going to be examined as
the model response to the thermal load is recorded.
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Figure 3-1: The plane strain model used to simulate the stresses experienced by the glass
substrate upon heating to 400°C that drives crack formation. Meshing details are shown in the
inset.
Analytical solution of the energy release rate of an R-crack in the interposer substrate is
given by [32, 47]:
𝐻𝑒𝑎𝑡𝑖𝑛𝑔

𝐺𝑠𝑠

=

2
𝜋 𝐸 (1+𝑣)𝜀𝑇

8(1−𝑣)

𝑐
3
2𝑐
(1+ ⁄𝐷 )

(3)

Where 𝜀𝑇 = (𝛼𝑓 − 𝛼𝑚 )∆𝑇 is the thermal strain mismatch, E is the elastic modulus
(E=Ef=Em), and v is the Poisson`s ratio (v=vm=vf), c is the crack length, and D is the TGV diameter.
The energy release rate for an R-crack growth increases with the TGV radius and the thermal
mismatch strain (εT). The maximum energy release rate occurs when the crack length is 𝑐 =
0.25𝐷𝑇𝐺𝑉 :
𝐻𝑒𝑎𝑡𝑖𝑛𝑔

𝐺𝑚𝑎𝑥

=

𝜋(1+𝑣)(∆𝛼∆𝑇)2
108(1−𝑣)

𝐸𝐷

(4)

For a Cu via with D= 50 µm embedded in fused silica glass, the analytical expressions was
used to calculate the ERR for heating from 25˚C to 400°C and examined against the results from
FEA.
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3.3
3.3.1

Results and Discussion

The Formation of Thermomechanical Stresses Upon Heating

Figure 3-2 (a) shows the distribution of the tangential stress (σθ) upon heating. This stress
is tensile in nature and peaks in the regions of glass at the Cu via/glass interface. This tensile stress
may act as the driving force for the formation of cohesive cracks, R-cracks, upon heating, i.e.,
substrate cracking [15, 27]. An illustration of an R-crack in the glass substrate is therefore
presented in Figure 3-2 (b).

Figure 3-2: (a) The distribution of the tangential stress (σθ) in glass upon heating to 400°C. (b)
An illustration of a cohesive crack, the R-crack, that occurs in the glass substrate during heating
of a TGV.
Analytically, the energy release rate is proportional to the square of the thermal mismatch
strain as seen in Equation 3. The analytical result of the energy release rate of an R-crack in glass
substrate calculated using the expression in Equation 3 is shown in Figure 3-3. The analytical
values of the energy release rate increase as a function of the crack length, reaching a maximum
at 𝑐 = 0.25𝐷.
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Figure 3-3: The variation of the analytically calculated energy release rate versus the R- crack
length for a D=50 µm Cu via in fused silica glass.
3.3.2

Effect of the Pitch and Pitch Distance

For an isolated via, as presented in Figure 3-2 (a), the stress present is a tensile tangential
stress that is caused by the CTE mismatch of the Cu via with the surrounding glass. The formation
of R-cracks in this case is only proportional to the via diameter and the via/substrate thermal
mismatch strain as presented in Equation 3. But, in real applications, a large density of vias are
employed. Therefore, the stress field from neighboring vias and its impact on cracking
susceptibility needs to be considered. Using p to denote the pitch distance, FEA was used to
calculate the stress field for a model comprising of 4 TGVs with a pitch to diameter ratio of p/D=2.
The result is presented in Figure 3-4 for the contour of the tangential stress, 𝜎𝜃 , which equals that
of the maximum principal stress, for the center via, labeled as via 1. A clear distinction in the stress
distribution can be seen when comparing the stress distribution of an isolated via in Figure 3-1 (a)
to that of a model with p/D =2 in Figure 3-4.
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Figure 3-4: The effect of pitch distance on the distribution of tangential stress (σθ) for a Cu via
with fixed via diameter of D=50 µm in fused silica glass substrate with p/D=2.
Due to the presence of the surrounding vias, labeled as via 2, 3, 4, the resulted stress fields
can couple. Along the 0° and 90° directions, the coupling intensifies the stress, but along the
diagonal 45° direction, the coupling effect suppresses the stress. This anisotropic stress coupling
effect can be more clearly identified in Figure 3-5 (a) for the 0° direction, and Figure 3-5 (b) for
the ° direction. In both figures, the tangential stress was plotted as a function of the distance away
from the interface of via 1 along the 0° and the diagonal 45° directions. At 15 µm from the
interface, the stress was enhanced by 30% along the 0° direction but reduced by 17 % along the
45° direction. This suggested that as a result of the anisotropic stress coupling effect, cracking
susceptibility is directional dependent. Therefore, this highlights the importance of pitch distance
and the via pattern on the susceptibility to substrate cracking, which should be considered in the
design of glass interposers.
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Figure 3-5: (a) stress versus distance along the 0˚ direction, and (d) stress versus distance along
the 45 ° direction.
In order to further investigate the impact of the stress coupling resulting from the effect of
pitch distance on the susceptibility to cracking, ERR values were extracted. In the FEA model, two
cracks are implemented, a crack located at 0° and another at the diagonal 45° direction. An
illustration of these numerical cracks and the corresponding ERR results are presented in Figure
3-6 (a) and Figure 3-6 (b), respectively. As seen in Figure 3-6 (b), an R-crack orientated at 0˚ has
larger energy release rate than the one orientated at 45˚ due to the stress coupling effect shown in
Fig.3-5 (a). The enhanced tensile tangential stress along the 0˚ direction leads to a larger
susceptibility to mode I crack opening along that direction. On the other hand, for a crack oriented
along the diagonal direction at 45°, the ERR is lowered due to the influence of the compressive
radial stress field of the neighboring vias, via 2 and via 3. This effect is illustrated in Figure 3-7
for the compressive radial stress forming among the 4 vias. The magnitude and direction of the
radial stress field of via 2 and via 3 are in such a way that they effectively oppose the opening of
the diagonal crack.
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Figure 3-6: (a) Illustration of the two crack configurations with orientations of 0˚ and 45˚. (b)
The variation of the energy release rate with crack orientation.

Figure 3-7: An illustration of the effect of the radial compressive stresses from vias 2 and 3
during heating to 400˚C on sealing a diagonal crack, 45˚ crack, initiated at the Cu/glass interface
of via 1.
Following this analysis, more variations of the pitch distance were examined. Two
additional pitch distances, p=3D and p=4D, are modeled and the ERRs of the two crack
orientations, along 0° and 45°, are calculated. The results are plotted in Figure 3-8 and show how
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as the pitch distance decrease, the ERR along the 0° increases but smaller ERR values along the
45° direction are recorded.

Figure 3-8: The effect of pitch distance on ERR for a 50 µm diameter Cu via in fused silica glass
for two crack orientations. (a) For a crack oriented at 0˚, the ERR increases as pitch distance
decreases. (b) For a crack oriented at 45˚, the ERR decreases as pitch distance decreases.
3.3.3

Effect of Via Diameter

As seen in Equation 3, the energy release rate for cracking susceptibility is proportional to
the via diameter. Therefore, FEA simulations were conducted to study the effect of via diameter
on the cracking susceptibility by calculating the energy release. Figure 3-9 shows the results of
these numerical simulations for six different diameters, D= 10 µm, 20 µm, 30 µm, 40 µm, 50 µm,
and 60 µm. The energy release rate increases with the via diameter, and it also reaches a maximum
at 𝑐 = 0.25 𝐷. This result verifies the analytical result presented earlier in Figure 3-3, signifying
that the increase in the energy release rate is due to the increased tangential tensile stress
responsible for cracking by mode I.
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Figure 3-9: The effect of via diameter on ERR calculated by FEA for a single isolated Cu via
(p/D=∞) embedded in fused silica glass.
3.3.4

Effect of Via Pattern

It was discussed in section 3.3.2 that R-cracks with different orientations relative the
position of the surrounding vias respond mechanically different to the influence of the tensile
tangential stresses and compressive radial stresses that arise during heating. When the via pitch is
small, cracks oriented at 0˚ grow because of the constructive coupling of the tensile tangential
stresses from the closest vias leading to easier substrate cracking. On the other hand, cracks
oriented at 45˚ seal by virtue of the compressive radial stresses. Therefore, placement of vias in a
pattern will affect the ERR of the 0˚ and 45˚ R-cracks This will be investigated next.
Two types of via arrangements were modeled: a regular via pattern and a zigzag pattern.
The regular via pattern, as was presented in Figure 3-6, contains vias with p=2D aligned in a square
pattern. The zigzag pattern, illustrated in Figure 3-10 (a), contains vias spaced at p=2D along the
45° diagonal directions. For both patterns, the ERRs were calculated for the two crack orientations,
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i.e. 0˚ and 45˚ cracks. The results are presented in Figure 3-10 (b) for 0˚ crack, and Figure 3-10 (c)
for 45˚ crack.

Figure 3-10: (a) Illustration of the zigzag via arrangement and the 0° and 45° cracks.(b)
Comparison of ERR between a regular and zigzag pattern for 0˚ R-crack .(b) Comparison of
ERR between a regular and zigzag pattern for 45˚ R-cracks.
For the 0˚ crack, the energy release rate is higher when the via pattern is regular with
P/D=2. A crack oriented at 0˚ in the zigzag pattern has lower energy release rate. This is because
there are less effects from stresses coupling as the vias are further apart in the zigzag pattern. But,
when the cracks in the regular pattern and the zigzag pattern are oriented at 45˚, the situation is
reversed. The 45˚ crack in the zigzag pattern has the largest energy release rate. This is because of
the coupling in the tensile tangential stress fields from via-1 and via-3 in Figure 3-10 (a). This
coupling leads to stronger driving force for the opening of R-cracks.

3.3.5

Effect of the Via Geometry

As discussed in section 3.3.3, a large via diameter can induce large driving force for
cracking during heating, leading to the formation of R-cracks in the glass substrate. Therefore, an
obvious solution will be to reduce the TGV diameters. Due to limitations in manufacturing, the
making of smaller TGVs is challenging, in part due to the intrinsic brittle characteristics of glass
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especially in thin sections. Therefore, with the current processing limitation for TGVs of <50 µm
in diameter, a solution has to be developed to mitigate the reliability challenges associated with
using large diameter TGVs. Two design alternatives are proposed to reduce the stress on glass: the
annular vias and the substrate-cored vias. These are presented in Figure 3-11 (a) and Figure 3-11
(b) for annular and substrate cored via, respectively. For these design alternatives, a ratio of the
outer via radius to the inner via radius is defined as µ= router/rinner. Using FEA simulations for the
two designs, the tangential stress distributions, which is responsible for the R-cracks formation,
are calculated and plotted in Figure 3-11 (c) for an annular via and Figure 3-11 (d) for a substrate
cored via. Comparing to the stress contour for a solid via, which was plotted in Figure 3-2 (a), the
stress maximum is reduced by more than 20% in the annular via configuration and is further
reduced in the substrate-cored via configuration. The resulted effect on crack susceptibility is
calculated in Figure 3-12, where both the annular via and the substrate-cored via designs show a
clear advantage in reducing cracking susceptibility compared to a solid via.
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Figure 3-11: The effect of alternative via design on cracking susceptibility. (a) An illustration of
an annular via. (b) An illustration of a substrate-cored via. (c) Tangential stress distribution in an
annular via with µ= 0.5. (d) Tangential stress distribution in a substrate-cored via with µ= 0.5.

Figure 3-12: Comparison of ERRs for the three different via designs

38

3.3.6

Effect of a Stress Buffer Layer

Upon heating, and by virtue of the mismatch in CTE, the metal via will exert tensile
tangential stresses on the surrounding glass substrate, see Figure 3-2 (a). If these stresses exceed
the glass fracture toughness, glass will crack by the formation of R-cracks. Therefore, if these
tensile tangential stresses could be buffered, there will be less stresses exerted on the glass substrate
and the problem of cracking might be alleviated [48, 49]. In this context, surrounding the metallic
via with a stress buffer layer of a thickness (t) may relief the tangential stresses. This stress buffer
layer can consist of a material with low strength to redistribute the compressive load induced upon
heating and thus reduce the risk of substrate cracking [50]. An illustration of such design is
presented in Figure 3-13. A layer of polymer can be used to achieve this goal. Using FEA, the
impact of using a polymeric stress buffer layer on the susceptibility to form R-cracks was studied.
A thin liner of RXP-4M polymer with a thickness of 5 µm was implemented in the FEA model as
shown in Figure 3-13 (a). RXP-4M was chosen in this analysis for its favorable electrical and
mechanical properties such as low dielectric loss and low elastic modulus [51]. The properties of
this polymeric material are presented in Table -1. This polymeric material was experimentally
shown to be an effective stress buffer layer in integrating glass interposers to printed wire boards
(PWBs) assemblies [52, 53]. But it was never studied as a possible stress buffer layer in a TGV
geometry. Therefore, this analysis represents the first-ever attempt where such possibility is
explored.
The results from using RXP-4M polymer as a liner material versus a solid via is presented
in Figure 3-13 (b). A large reduction in the energy release rate is obtained when the polymer liner
is present. At the maximum value of the energy release rate corresponding to a crack length of 12
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µm, more than 75% reduction of the driving force is achieved. This result suggests that
implementing a stress buffer layer is a promising solution to mitigate the substrate cracking
problem for large via diameters used in glass interposers.

Figure 3-13: (a) An illustration of a TGV structure incorporating a stress buffer layer around the
metallic via. (b) The effect of the stress buffer layer on the energy release rate for a single solid
Cu via in fused silica substrate.
3.3.7

Effect of Via Metallization

Equation 1 indicates that there is a direct proportionality of the energy release rate with the
square of the thermal mismatch strain. This squared dependence presents the largest impact on the
ability of R-cracks to from. Therefore, FEA simulations were used to investigate the effect of using
various via materials such as Al, SnBi , W, and Ni, along with Cu with fused silica substrate. The
FEA model setup is similar to the one presented in Figure 3-1. The via dimeter was taken to be 50
µm. All materials are elastic isotropic with properties presented in Table 1.
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The results of this FEA analysis are shown in Figure 3-14. The energy release rate for Al
in fused silica glass substrate is the highest compared to all other via materials. This is because of
the large difference in thermal mismatch strain between Al (CTE= 20.0 ppm/°C) and that of fused
silica glass (CTE= 0.57 ppm/°C). Whereas W shows the lowest ERR value because of the smaller
CTE mismatch it has with fused silica glass.

Figure 3-14: Comparison of the energy release rate for different via materials (Al, Cu, Ni, SnBi,
and W).
3.3.8

Effect of the Glass Substrate Material

As mentioned in section 2.3.7, and because of the flexibility in modifying the properties of
glass by tuning the glass composition, other glass substrate materials can serve as potential
alternatives to fused silica. One of those materials is the EXG glass, whose properties are shown
in Table-1. Therefore, the susceptibility for the formation of R-cracks was studied by FEA
simulations, where Cu was used as a via material with EXG as a substrate material. The results are
presented in Figure 3-15, where it is compared with the results of fused silica glass and the
analytical solution. The maximum energy release rate of a Cu via in fused silica substrate is 12.5
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J/m2, which is reduced by 36% to 8 J/m2 when EXG is used as the substrate material. The reduction
of ERR for the EXG substrate stems primarily from its lower thermal mismatch strain with Cu.

Figure 3-15: Comparison of the energy release rate for a Cu via in fused silica and EXG glass
substrates.
3.3.9

Effect of E, v, and CTE

In Section 2.3.7, the effect of Cu material properties, including elastic modulus, Poisson’s
ratio, and CTE, were discussed in terms of their impact on the ERR for interfacial cracks, hence
the effect on interfacial delamination. In this section, a similar discussion is presented regarding
the trend of varying these parameters in the susceptibility to substrate cracking, where the material
properties of the via embedded in fused silica glass are varied by ±10% from those of Cu. The
results from this analysis are presented in Figure 3-16.
In Figure 3-16 (a), a change in the elastic modulus of the Cu TGV by ± 10% resulted in a
±2 % change in the ERR for substrate cracking. In Figure 3-16 (b), a change in the Poisson’s ratio
of the Cu TGV by ± 10% resulted in a ±12 % change in the ERR for substrate cracking. These
changes in the values of the ERR were very small relative to the ERR values resulting from
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changing the CTE of the Cu TGV. A change in the CTE of Cu by ± 10% resulted in ±20% change
in ERR for substrate cracking. This again highlights the importance of the CTE mismatch in
affecting the susceptibility to substrate cracking.

Figure 3-16: The variation of the ERR with the properties of Cu TGV (a) The variation of the
ERR with the elastic modulus. (b) The variation of the ERR with the Poisson’s ratio, and (c) The
variation of the ERR with CTE.
3.4

Summary

In this chapter, the factors influencing the substrate cracking risk in glass have been
examined and investigated by analytical methods and then verified by FEA simulations. R-crack,
a cohesive crack in the glass substrate, which may form upon heating, has been identified as a
major reliability concern for glass substrates. The analytical expression for the ERR for R crack
shows a direct proportionality of the energy release rate with the via diameter and with the square
of the thermal mismatch strain. The larger the via diameters, the larger the ERR for substrate
cracking by R-cracks. The susceptibility to the formation of R-cracks is found to depend on the
ability of the stress fields from the vias to couple leading to either intensified or suppressed
cracking susceptibility. Stress fields were found to couple differently depending on the position of
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the vias, the pitch distance, and the vias arrangement. For the vias with smaller pitch, cracks that
oriented parallel to the nearby vias, 0° R-cracks experience larger stress coupling leading to larger
cracking risk. On the other hand, cracks oriented diagonally, a 45° R-crack, seal upon heating due
to the suppression of the stresses responsible for crack opening. Increasing the via pitch reduced
the energy release rate of the 0° crack, because it reduces the ability of stresses to intensify. A 45°
R-crack experiences larger ERR with increased pitch distance because of the reduced ability of the
compressive radial stresses from surrounding vias to seal the crack. The via arrangement is found
to have an influence on the ability of cracks to open or close because changing the via arrangement
changes the ability of the stresses to intensify or be suppressed. Two via arrangements were
investigated: a regular arrangement and a zigzag arrangement. Diagonal R-cracks, 45°, are more
detrimental in zigzag via arrangement, whereas 0° R-cracks are more detrimental in regular vias
arrangement. Changing the via geometry, to one with less metal volume, was found to be a
promising approach to reduce the susceptibility to substrate cracking. An annual via and a substrate
-cored via were examined and the results show that a substrate cored via will have lower risk of
substrate cracking due to lower tensile tangential stresses. In order to further reduce the cracking
risk in the glass substrate, stresses responsible for substrate cracking were found to be reduced by
the use of a stress buffer layer in the form of thin ring, or liner, of a low strength material
surrounding the via. The energy release rate of R-cracks was found to drop by as much as 25%
when a RXP-4M polymer liner layer is used to surround a Cu via in a fused silica glass substrate
subjected to heating. Alternative materials for via filling, such as Al, Ni, SnBi, and W, along with
alternative glass materials, such as EXG glass, were investigated for the susceptibility to R-racks
formation. Lower ERRs were achieved when the CTE mismatch between the via and the glass
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material is reduced. W and SnBi exhibited lower values for ERR for R-crack formation compared
to Cu, whereas EXG was found to be a better alternative than fused silica glass to mitigate glass
cracking. Finally, the effect of variations in the via material properties was investigated and the
impact of this variation on the ERR trend for R-crack formation was studied. FEA simulations
show that variations in E. v, and CTE will not change the trend for ERR. However, the largest
changes in ERR values are recorded with changes in CTE mismatch. This further highlights the
importance of CTE mismatch on increasing or decreasing susceptibility to reliability problems in
TGV interposers.
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CHAPTER 4: THE PROTRUSION IN COPPER TGVS
4.1

Introduction

The combination of Cu with glass to fabricate interposers can introduce serious reliability
problems especially during Redistribution Layer (RDL) processes [13, 54]. It was discussed in
the previous chapters how thermo-mechanical stresses are generated due to the large CTE
mismatch between Cu and the glass substrate to drive fracture in the structure. This thermal
mismatch stress is also responsible for other reliability problems including Cu protrusion [55-57].
In this context, the thermo-mechanical reliability issues associated with Cu protrusion in TGVs
are similar to that seen in through-silicon vias (TSVs) [14-16]. However, there are distinct
differences in design, fabrication, and chemistry that distinguish TGVs from TSVs. For example,
TGVs do not require the use of an insulation layer because glass is intrinsically an insulator and
may not need the incorporation of an adhesion layer. Also, TGVs typically have diameters almost
10 times larger than those of TSVs. Therefore, TGVs structures experience larger thermal stresses
leading to more pronounced reliability problems due to Cu protrusion. While numerous research
articles exist on the Cu protrusion in TSVs [39, 58-65], research on the protrusion behavior and its
mechanisms in Cu TGVs is absent. Because Cu protrusion can cause many problems including
breaking the RDL layers during assembly or service, understanding Cu protrusion and its effects
on the thermo-mechanical reliability of TGVs is vital to the success of the 2.5D glass interposer
technology. This chapter aims at providing the much-needed understanding of the protrusion of
Cu in TGVs. Factors influencing the magnitude of protrusion are discussed in terms of the variation
in thermal rates and the effects of interfacial treatment. Microstructure characterization is
conducted to quantify the voids, grain size, and twin boundaries in the vias to provide correlations
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to protrusion mechanisms. The content in this chapter represents the first attempt to
comprehensively discuss the protrusion and its mechanisms in Cu-filled TGVs for 2.5D glass
interposer technology.

4.2

Methods and Materials

Two TGV wafers provided by Corning Inc. were used in this study. The first wafer is 100
mm in diameter and has TGVs fabricated with no adhesion layer between the via and the glass
substrate. Vias from this wafer will be referred to hereafter as adhesion-less vias. The second wafer
is 200 mm in diameters and has TGVs fabricated with titanium (Ti) adhesion layer at the via/glass
interface. Vias from this wafer will be referred to hereafter as Ti adhesion vias. Both wafers are
300 µm thick and the vias are through the thickness of the wafer with a diameter of 45 µm. Using
a dicing saw, 5 ×5 mm TGV coupons were diced from each wafer to serve as representative testing
samples. Both wafers were fabricated using standard procedures involving through-substrate via
hole drilling and metal filling by electroplating, which can be reviewed elsewhere [11, 12]. In the
as-received state, the Ti adhesion wafer has been subjected to annealing for 1 hour at 360°C
followed by chemical-mechanical polishing (CMP). The adhesion-less wafer did not undergo postplating annealing or CMP and therefore a large amount of remnant Cu overburden was present on
one side of the wafer. Both coupons were mechanically polished at the top and bottom surfaces to
achieve an average dishing of around 100 nm prior to the annealing tests.
To induce protrusion, the TGV coupons were placed in a test chamber under a reducing
atmosphere consisted of 5% hydrogen balanced by nitrogen to prevent oxidation. The test system
is home-built and shown in Figure 4-1. For the adhesion-less coupon, two thermal testing

47

conditions were used. The first thermal testing condition was the fast thermal rate test, where the
TGVs were heated from room temperature to 370 °C at 15 °C/min, soaked at 370 °C for one
minute, and then cooled to room temperature at 15 °C/min. The second thermal testing condition
was the slow thermal rate test, where TGVs are heated from room temperature to 370 °C at
1 °C/min, soaked at 370 °C for one minute, and then cooled to room temperature at 1 °C/min.
These two testing conditions are chosen to evaluate the effects of thermal rate on the protrusion
behaviors and the possible protrusion mechanisms. To study the effect of the adhesion layer on the
protrusion of Cu, one Ti adhesion coupon is tested at the slow thermal rate of 1 °C/min and the
results are compared to that of an adhesion-less TGV coupon.
Following the thermal treatment, the TGVs on each sample were characterized by a variety
of methods. White Light Interferometry (WLI) was used to quantify the protrusion of the Cu vias,
where the topography of the TGVs was mapped optically with a vertical resolution of 0.1 nm.
Scanning Electron Microscopy (SEM) was carried out to image the protruded surfaces of the
TGVs, examine their surface topologies, and observe any morphological formations. Focused-Ion
Beam (FIB) was used to visualize the polycrystalline TGV microstructure by utilizing the ion
channeling contrast in the secondary electron images [66]. The process for FIB imaging starts with
coating the entire surface of a coupon with 15 nm of gold to prevent charging. Then, using Gaions, top-down milling is performed to selectively remove the gold coating at the top surfaces of
the vias, exposing the Cu vias for subsequent imaging by FIB. Electron Backscattering Diffraction
(EBSD) was conducted on the FIB milled TGV surfaces, where for optimized signal to noise ratio,
the Kikuchi patterns were collected from the desired via surfaces at a tilt angle of 70°. The
diffraction data was acquired by EDAX TEAMTM software and subsequently analyzed by the
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EDAX OIM Analysis software to quantify the microstructure in terms of the variation in grain
orientation, grain size, and grain boundary properties.

Figure 4-1: (a) The home-built system that is used to apply controlled ramp rates on TGVs to
induce Cu protrusion. (b) The sample setup inside the vacuum chamber, where the TGV sample
is placed on a glass dish.
To study the stress distribution inside the Cu TGV, FEA simulations were conducted in
ABAQUS (6.21). A 2D axisymmetric model was created, shown in Figure 4-2, where a Cu TGV
with a diameter of 45 µm was bonded to a glass substrate of a thickness of 150 µm. For
computational efficiency, a half model was built and symmetry boundary conditions were applied
at the bottom surface of the model. The thermal load applied was +345°C, corresponding to heating
from room temperature to 370°C. Glass was modeled as an elastic material while Cu was modeled
as an elastic-plastic material. The materials properties used in this simulation are presented in
Table 4-1.
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Figure 4-2: The axisymmetric FEA model used to study the stress distribution inside the copper
TGV.
Table 4-1: The materials properties used in the simulation.
Material

Elastic Modulus (GPa)

CTE (ppm/°C)

v

EXG glass [67]

73.6

3.17

0.23

Copper TGV [35]

121.0

17.3

0.35

Copper Plastic Curve
True Stress (MPa) @
True Strain

121@ 0.001ε
186@ 0.004ε
217@ 0.01ε
234@ 0.02ε
248@ 0.04ε
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4.3
4.3.1

Results

Adhesion-less TGVs Tested Under the Slow and Fast Ramp Rates

4.3.1.1 Cu Protrusion
WLI was measured for 50 TGV sites from each coupon, one tested at the fast thermal rate
of 15°C/min. and the other at the slow thermal rate of 1°C/min. Because the TGVs are through the
thickness of the wafer, the Cu protruded on both the top and bottom sides of each via. Therefore,
two WLI measurements were made for each via, one for the top side and one for the bottom side.
For each side, the protrusion of Cu is quantified as the difference between the average height of
Cu within the via and the average height of the surrounding glass. The measurements for both
sides are then summed together to produce an overall Cu protrusion for each TGV site. Following
this procedure, the via protrusion values for the coupons tested under the two thermal testing
conditions are obtained and presented in Figure 4-3 (a-c). Both thermal tests have induced Cu
protrusion but with different magnitudes. The average of protrusion is 1886 nm for the slow
thermal rate test, much larger than that for the fast thermal rate test, which has an average
protrusion of 1094 nm. For the fast thermal rate test, the range of Cu protrusion 2076 nm, while
for the slow thermal rate test, the range of Cu protrusion was 3689 nm.
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Figure 4-3: The WLI measurements of the copper protrusion in the no adhesion sample (a) The
comparison of overall copper protrusion in TGVs tested in the fast-thermal rate test, 15 °C/min.,
versus the slow-thermal rate test, 1°C /min. (b) A representative WLI topology micrograph from
a TGV tested at 15°C/min., and (c) A representative WLI topology micrograph from a TGV
tested at 1°C/min.
4.3.1.2 SEM
Representative SEM images from TGVs tested in both tests are presented in Figure 4-4,
where Figure 4-4 (a-b) are from a TGV tested in the slow-thermal rate test and Figure 4-4 (c-d)
are from TGVs tested in the fast-thermal rate test.
In Figure 4-4 (a), grain contours can be seen and an example of the grain contours is
indicated in Figure 4-4 (a) by a yellow arrow. Localized Cu protrusions scattered over the surface
and Cu accumulation appeared at the interface between Cu and glass. Further details of these three
features, namely the grain contours, localized Cu protrusion, and interfacial accumulation, can be
seen in Figure 4-4 (b), which is magnified from the region enclosed by the white rectangle in
Figure 4-4 (a).
In Figure 4-4 (c) for a representative via subjected to the fast thermal rate test, grain
contours are also visible, as indicated by a yellow arrow. Grain contours seem to be more populated
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in this via, which can also be seen in the magnified image in Figure 4-4 (d). Some localized Cu
protrusion can be seen, primarily near the edge of the via. The interface between glass and Cu for
this TGV is also very different from that presented in Figure 4-4 (b). There is no copper
accumulation at the interface, but rather interface separation had occurred.

Figure 4-4: Representative SEM micrographs of TGVs tested in this study (tilted at 45°) (a) A
TGV tested in the slow-thermal rate test of 1°C/min. (b) Magnified image from the region
enclosed by the white rectangle in (a). (c) A TGV tested in the fast-thermal rate test of 15°C/min.
(d) Magnified image from the region enclosed by the white rectangle in (c).
4.3.1.3 FIB and EBSD
FIB micrographs revealed qualitatively distinctively different microstructures in the vias
tested at different thermal rates. When tested under slow thermal rate, the vias exhibit coarsegrained microstructures, as shown in the image of a representative via in Figure 4-5 (a). There are
voids across the via surface that are located at grain boundaries and three- and four-point grain
junctions. Using an image analysis software, the area of voids was calculated to occupy 1.15 % of
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the total TGV area. In comparison, the vias tested under the fast thermal rate have smaller grains
and fewer voids. A representative FIB image is shown in Figure 4-5 (b) and only 0.08 area % of
voids are found in the via.

Figure 4-5: FIB micrographs for (a) An adhesion-less TGV tested in the slow-thermal rate test,
and (b) An adhesion-less TGV tested in the fast-thermal rate test.

EBSD grain maps are obtained for the vias in Figure 4-6 for quantitative microstructure
analysis. Both vias shows random grain orientation without the presence of texture. For the TGV
tested at the slow thermal rate, shown in Figure 4-6 (b), the average grain size is 4.15 µm, and the
via contained 35.9% of random high angle grain boundary (HAGB). Σ3 and Σ9 CSL are 51% and
2.1%, respectively. Among the Σ3 boundaries, 25.9 % is coherent. In comparison, the TGV tested
at the fast thermal rate, shown in Figure 4-6 (d), has an average grain size of 2.01 µm and contains
51.9 % of random HAGB. Σ3 and Σ9 CSL are 38% and 2.1%, respectively. Among the Σ3

54

boundaries, 22.5% are coherent. This quantitative microstructure information is summarized in
Table 4-2.

Figure 4-6: (a) FIB and (b) EBSD from a selected region from TGVs tested in the slow-thermal
rate test. (c) FIB and (d) EBSD from a selected region from TGVs tested in the fast- thermal rate
test.
Table 4-2: A quantitative microstructure information summary for the TGVs in Figure 4-6 (b)
and 4-6 (d).
Random
HAGBs
%
35.9

Σ3 CSL
%

Σ9 CSL
%

Σ3 Coherent
%

Others %

1.15

Grain
Size
(µm)
4.15

51

2.1

25.9

11

0.08

2.01

51.9

38

2.1

22.5

8

TGV Test

Voids %

Slow rate test
Figure 4-6 (b)
Fast rate test
Figure 4-6 (d)
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4.3.2

Adhesion-less and Ti Adhesion TGVs Tested at 1°C/min

4.3.2.1 Cu Protrusion
For the Ti adhesion vias tested at 1°C/min, the protrusion of each via is determined using
the same procedure as described in 4.3.1.1. The protrusion values are plotted in Figure 4-7 (a),
where the results from 4.3.1.1 for the adhesion-less vias are also shown for comparison. The
presence of the Ti adhesion layer led to a significant reduction of via protrusion. The average
protrusion for the 50 vias in the Ti adhesion sample is 501 nm, which is a 73% reduction comparing
to the 1886 nm value of the adhesion-less sample. The range of protrusion is also much smaller in
the Ti adhesion sample, which is 1283 nm, comparing to the 3689 nm in the adhesion-less sample.

Figure 4-7: (a) A comparison in the Cu protrusion magnitudes between the Ti-adhesion and the
adhesion-less TGVs tested under slow thermal rate of 1°C/min. (b) WLI image for a presentative
Ti adhesion TGV.(c) WLI image for a representative adhesion-less TGV.
4.3.2.2 SEM
When the surface of the vias was examined by SEM, shown in Figure 4-8, different
morphologies were observed. On the surface of a representative adhesion-less TGV in Figure 4-8
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(a), grain contours are present, as indicated by yellow arrows. Cu bumps, marked by red arrows,
can also be seen. These discrete Cu protrusions are more populous near the outer ~10 µm of the
TGV periphery. In a representative Ti adhesion via in Figure 4-8 (b), grain contours, indicated by
the yellow arrow, are also present. The contours appear to be more pronounced than those in the
adhesion-less vias. Discrete Cu protrusions also exist and are scattered over the surface of the
TGV.

Figure 4-8: A comparison in the surface topography between (a) Adhesion-less TGV, and (b) Tiadhesion TGV.
For the adhesion-less TGV, shown in the zoomed-in SEM image in Figure 4-9 (a), there is
accumulation of Cu at the Cu/glass interface, as marked by the white arrow. The Cu via and the
glass substrate appeared to have slightly separated at the interface, as seen in the cross-sectional
SEM in Figure 4-9 (c), where a discontinuity clearly exists between Cu and glass at the interface.
For the Ti adhesion TGV seen in Figure 4-9 (b), the interface looks intact without Cu accumulation.
The cross-sectional SEM in Figure 4-9 (d) confirms that interface between the via and glass is
continuous and intact. The presence of the adhesion layer played an important role in the structural
integrity of the Cu/glass interface and affected the protrusion of Cu, which will be discussed later.
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Figure 4-9: SEM on surface topography of (a) Adhesion-less TGV, (b) Ti- adhesion TGV tested
at 1°C/min. The Cu -glass interface in (c) the adhesion-less TGV, and (d) the Ti adhesion TGV
4.3.2.3 FIB and EBSD
The FIB micrographs from the same exact TGVs in Figure 4-8 is shown in Figure 4-10.
For the adhesion-less TGV in Figure 4-10 (a-c), voids can be observed at the grain boundaries and
at the three and four-grain junctions. For the Ti-adhesion TGV presented in Figure 4-10 (d-f), no
visible void is observed in the microstructure.
To extract quantitative information about the microstructure of the Ti adhesion TGVs,
EBSD analysis was performed on selected regions of this via and the result is shown in Figure 410 (f). The via has random grain orientation. The average grain size is 5.17 µm and the content of
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random HAGB is quantified at 28.5%. Σ3 and Σ9 CSL are quantified at 46% and 6.5%,
respectively. The fraction of coherent Σ3 boundary is 24.7%. In comparison, the grain size, fraction
of random HAGB, CSL Σ3 boundaries, CSL Σ9 boundaries, and coherent Σ3 boundaries for the
adhesion-less via, as quantified previously in 4.3.1, are 4.15µm, 35.9 %, 51%, 2.1%, and 25.9%,
respectively. The corresponding EBSD map for the adhesion-less via is shown in Figure 4-10 (c).

Figure 4-10: (a) FIB image of an adhesion-less TGV tested in slow thermal rate test (b) A
zoomed in view from (a), and (c) a corresponding EBSD map for (b) showing the different types
of grain boundaries. (c) FIB image of a Ti adhesion TGV tested in slow thermal rate test (e) A
zoomed in view from (a), and (c) a corresponding EBSD map for (e) showing the different types
of grain boundaries.
4.3.3

Stress Distribution

From the 2D FEA simulation, the Von Mises stress, which is the equivalent shear stress
driving plastic deformation, is shown in the Cu via in Figure 4-11 (a). The Von Mises stress is
concentrated near the top surface of the TGV and at the interface between Cu and glass, indicating
those are locations more susceptible to plastic deformation. The variation of the Von Mises stresses
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at the top surface of the TGV along the x-axis is presented in Figure 4-11 (b), from which two
observations can be made. First, the Von Mises stress across the entire width of the via is at or
above the yield stress of 123 MPa that has been reported for Cu TGVs [68]. Therefore, the entire
region near the top surface is susceptible to plastic yielding, which manifests as via protrusion.
Second, a stress hump is seen near the outer ~10 µm of the via surface, with peak stress value of
147 MPa. This larger stress near the outer peripheral of the via indicates more driving force for
stress relaxation in this region to promote Cu protrusion. The FEA results are helpful to
demonstrate the existence of driving force in the vias for Cu protrusion and provide a thermomechanical explanation of how the stress varies to induce variation of protrusion within the via.
However, the FEA model did not take into account the microstructure of the via and timedependent stress relaxation processes, such as dislocation creep, grain boundary diffusion creep,
grain boundary sliding, as well as interfacial diffusion. These time-dependent processes play an
important roles in resulting in the observed protrusion behaviors and will be discussed later.

Figure 4-11: (a) The distribution of the Von Mises stress in the copper TGV. (b) A plot for the
variation of the Von Mises Stress at the top surface (Y=0) of the TGV starting from the TGV
center towards the copper- glass interface.
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4.4

Discussion

4.4.1 Effect of Ramp Rate
In this study, in vias that are identical in geometry, electroplating chemistry, and interfacial
treatment, when the peak temperature was fixed at 370°C while the thermal rates are varied, a large
difference in the protrusion values was observed. The protrusion induced at the slow thermal rate
of 1°C /min is larger than that induced at the fast thermal rate (1886 nm for the slow thermal rate
vs. 1094 nm for the fast thermal rate) and the range of protrusion is also larger when the thermal
rate is slow (3689 nm for the slow thermal rate vs. 2076 nm for the fast thermal rate). Differences
in surface morphology, microstructure, and void distribution are also observed. For the via tested
at the slow thermal rate, the via surface showed grain contours and localized Cu bumps.
Accumulation of Cu at the interface is visible and voids that are large and scattered are observed.
The voids are found to occupy 1.15% of the total TGV surface area. The via has a coarse grained
microstructure with an average grain size of 4.15µm. 35.9 % of the grain boundaries are random
HAGB and 51% of the grain boundaries are Σ3 CSL boundaries. Within the Σ3 boundaries, 25.9%
is coherent. For the via tested at the fast thermal rate, its surface also features grain contours, which
appear to be more predominant. Some localized Cu bumps exist and are primarily concentrated
near the peripheral of the via. This via has a fine grained microstructure with an average grain size
of 2.01µm. 51.9 % of the grain boundaries are random HAGB and 38% of the grain boundaries
are Σ3 CSL boundaries. Within the Σ3 boundaries, 22.5 % is coherent. The amount of voids is
much less, found to occupy only 0.08% of the via surface.
The protrusion of Cu TGVs is driven by thermal stress resulted from the differential
thermal expansion between Cu and glass. In Cu TSVs, several deformation mechanisms are known
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to occur to induce protrusion of Cu, which include dislocation glide, dislocation creep, grain
boundary diffusion creep, grain boundary sliding, and interfacial sliding [69-72]. The operation
and relative dominance of these deformation mechanisms are time-dependent and sensitive to the
microstructure of the via. During the slow thermal rate test (1°C/min), the TGVs spent 341 minutes
during the entire thermal cycle, whereas the TGVs tested in the fast thermal rate (15°C/min) only
spent 23.6 minutes during the same temperature range. Time-dependent processes such as
dislocation creep, diffusional creep, and interfacial diffusion are expected to be more extensive in
the vias tested at the slow thermal rate and lead to the large protrusion observed.
In the via tested at the slow thermal rate, the voids observed in Figure 4-5 (a) and magnified
in Figure 4-6 (a) are indications that substantial grain boundary diffusion has occurred. This is
consistent with the hypothesis that grain boundary diffusion creep likely acted as a dominant
mechanism for protrusion. When diffusion allows for the flow of atoms along the grain boundaries,
vacancies will consequently diffuse to form small cavities at the grain boundaries, which
coalescence in response to continued grain boundary diffusion [73]. The presence of stress can
enhance void formation as vacancies move toward a stress concentration region and gather to form
voids [74-76].
Due to the random nature of Cu grains in the electroplated vias, the grain boundaries at the
surface of each via have a range of diffusivity depending on the grain misorientation angles, which
leads to surface undulation within the via and a range of protrusion values for a population of vias
[77]. Such random grain orientation was observed in both vias tested under different thermal rates.
More extensive grain boundary diffusion is expected to cause a wider spread in protrusion values,
which was the cases in the via tested at the slow thermal rate. Grain boundary diffusion also
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accommodated the occurrence of grain boundary sliding, which led to the grain contours observed
on the via surface. The discrete Cu bumps are indications of both grain boundary diffusion creep
and dislocation glide. During the slow rate test, dislocation glide will have enough time to be
facilitated by diffusion. This allows the dislocations in the lattice to overcome obstacles, such as
other dislocations in the lattice, by climb [72]. On the other hand, for dislocation motion, sufficient
built-up of internal stress is required to overcome the lattice friction [72]. Although it is not the
case for the slow thermal rate test, if the heating rate is too low, the large rate of relaxation may
result in insufficient built-up of internal stress for dislocation motion. In this via, interfacial
diffusion is prominent, which lead to the noticeable accumulation of mass at the Cu/glass interface
to contribute to the overall protrusion. In addition to the free surface of the via, the Cu/glass
interface also serves as vacancy sources due to the absence of adhesion at the Cu/glass interface.
Vacancies were allowed to diffuse from the Cu/glass interface to accumulate at the grain
boundaries, attributing to the formation of voids observed in Figure 4.6 (a).
In the via tested under fast thermal rate, the protrusion is smaller, which can be attributed
to insufficient operation of time-dependent deformation processes, as this via spent a relatively
short amount of time at elevated temperature. The smaller spread of protrusion within the
population of tested vias can be attributed to the smaller extent of grain boundary diffusion, which
also resulted in the formation of fewer voids in this via. Discrete Cu bumps are visible, indicating
the occurrence of dislocation glide, which can be facilitated by thermally activated dislocation
climb. Grain boundary sliding is driven by the internal stress built-up during thermal excursion
and requires the accommodation of both grain boundary diffusion and grain boundary dislocation
movement [78]. The faster heating rate in this via favors the built-up of internal stress for
63

dislocation motion. The presence of more grain boundary areas and larger fractions of random
HAGB also favors faster grain boundary diffusion to accommodate grain boundary sliding, as
random HAGB and incoherent Σ3 boundaries in Cu both have high grain boundary energy (625710 mJ/m2 for random HAGB and 590-714 mJ/m2 for incoherent Σ3 [79] and therefore faster
diffusivity. As a result, the grain contours induced by grain boundary sliding are more prominent
in this via. There was little evidence of mass accumulation at the interface, suggesting the absence
of interfacial diffusion under the fast thermal rate condition. Instead, interface separation was seen
after cooling.
The formation of voids represents a stress relief mechanism and are further examined for
the vias tested at slow and fast thermal rates. In Figure 4-12, the FIB image, EBSD orientation
map, and kernel average misorientation (KAM) map are shown side-by-side for the vias tested at
these different thermal rates. Here the KAM map represents the unaveraged misorientation among
every point in the scan and therefore serves as an indication of local variation in lattice orientations
resulted from internal strains [80]. For the via tested at the slow thermal rate (Figure 4-12 (a-c)),
voids can be seen at both grain junctions and random along high angle grain boundaries (marked
as black lines in Figure 4-12 (b)). Formation of the voids at the three- or four-point grain junctions
can happen when divergence of diffusional flux along the grain boundaries is present and when
grain boundary sliding occurs [81]. Elastic anisotropy and local stress gradient are also found to
account for the formation of these voids [75, 76]. Formation of voids at high angle grain boundaries
is possible because the high angle grain boundaries are characterized by a large degree of atomic
misfit with broken or highly distorted bonds. These boundaries therefore have high energies and
high diffusivity and act as preferred locations for the formation of voids in response to grain
64

boundary diffusion [82, 83]. The KAM map shows that the grains in this vias have low lattice
curvatures, which is consistent with the occurrence of time-dependent stress relaxation processes
involving diffusion. On the other hand, for the via tested at the fast thermal rate (Figure 4-12 (df)), voids are only seen at grain junctions and the KAM map shows how a large degree of lattice
curvature across the grain boundaries and inside the grains. Because this TGV was tested at the
fast thermal rate, it was exposed to high strain rate with limited time-dependent inelastic
deformation. Due to the dearth of time, there was limited stress relief by diffusion, which
subsequently resulted in higher lattice strains. Therefore, the void formation and the KAM
observed in these two vias are consistent with the deformation mechanisms that were discussed
earlier, reflecting the effect of heating rate on the operation and dominance of protrusion
mechanisms.
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Figure 4-12: An illustration of the coincidence of voids with grain boundaries for an adhesionless TGV (a-c) FIB, EBSD, and KAM micrographs for a TGV tested in the slow thermal rate
test, and (d-f) FIB, EBSD, and KAM micrographs for a TGV tested in the fast thermal rate test.
4.4.2

Effect of Interfacial Adhesion

When TGVs with different interface treatment were compared, under the same thermal
rate, the protrusion is significantly smaller in the Ti adhesion TGVs, which also had much smaller
protrusion range with the via population. The surface of the Ti adhesion via in Figure 4-8 (b)
showed localized Cu bumps that are indicative of dislocation motion, and grain contours that are
indictive of grain boundary sliding, as discussed in 4.3.2.2. However, this via shows no signs of
interfacial diffusion and no voids were observed on the surface of the via. Therefore, the operation
of mechanisms described earlier, including diffusional creep, dislocation creep, and grain
boundary sliding, are affected by the presence of the adhesion layer. The adhesion layer plays two
important roles in reducing the magnitude of Cu protrusion. First, it acts as a mechanical constraint
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against the axial translation of the TGV in response to CTE mismatch strains during thermal
treatment. Second, the presence of an adhesion layer restricts interfacial mass transport that
contribute to the Cu protrusion.
To show the effect of interfacial adhesion on protrusion, 3D FEA simulations were
conducted in ABAQUS (6.21). A quarter model, shown in Figure 4-13, was created for
computational efficiency, and the adhesion at the Cu/glass interface was simulated by contacts
elements. To simulate the adhesion-less TGV behavior, the interface at the Cu/glass interface was
modeled as a frictionless contact. For the Ti-adhesion TGV, the Cu/glass interface was modeled
as a bonded contact. The thermal load of +345°C corresponds to heating from room temperature
to 370°C and both Cu and glass was modeled as elastic isotropic with properties described in
chapter 2.

Figure 4-13: The 3D FEA model used to study the protrusion shape for the adhesion-less TGV
and the Ti adhesion TGV.
The results presented in Figure 4-14 show a clear difference in the magnitude of the
numerically calculated Cu protrusion. When the adhesion at the Cu/glass interface is considered,
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the magnitude of Cu protrusion is reduced by as much as 60%. This numerical model, although
did not consider the plasticity of Cu and time-dependent mechanisms, clearly demonstrated the
effect of strong interfacial adhesion in reducing protrusion from the thermo-mechanical
perspective, which is consistent with the experimental results presented in Figure 4-3 (a).

Figure 4-14: 3D numerical models for (a) Adhesion-less TGV, and (b) Ti adhesion TGV.
Numerically, the profile at the interface is also different, with a step-wise profile in the
adhesion-less via, and a smooth transition, or a domed shaped profile, in the Ti adhesion via. This
is also consistent with experimental observation when the protrusion profiles for the adhesion-less
TGVs extracted from the WLI scans are compared, as shown in Figure 4-15. For the adhesion-less
TGV presented in Figure 4-15 (a) and (b), the protrusion profile adopts a step-like curve shape.
For the Ti-adhesion TGV presented in Figure 4-15 (c) and (d), the protrusion profile adopts a steplike curve shape it can be seen that the curve adopts a near dome shape.
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Figure 4-15: (a) WLI micrograph for an adhesion-less TGV. (b) Line profile extracted along the
arrow seen in (a). (c) WLI micrograph for a Ti adhesion-less TGV. (d) Line profile extracted
along the arrow seen in (c).
In the Ti adhesion via, the interface was intact (Figure 4-8 (b)), and no evidence of Cu
accumulation at the interface was seen in Figure 4-9 (b), which indicated that interfacial diffusion
was suppressed by the adhesion layer. The adhesion layer also restricts the availability of free
surfaces that act as vacancy sources. In this case, the only surfaces to act as vacancy sources will
be the two ends of the TGV at the top and bottom sides of the wafer. As the possibility of generating
and supplying vacancies at the interface is eliminated, diffusion of vacancies from the interface to
condense at grain junctions as voids is subsequently suppressed. Therefore, voids are not found in
this via. Interfacial sliding accommodated by interfacial diffusion is also suppressed and not seen
in this via. In contrast, in the adhesion-less via, the interface, in addition to the top and bottom
surfaces of the via, serves as vacancy sources. Mass transport driven by stress is free to occur along
the interface, where separation between the via and the glass can be seen in Figure 4-9 (c).
Extensive interfacial diffusion and vacancy diffusion driven by stress, when occurred, lead to Cu
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accumulation at the interface, facilitated void formation, and contributed to the overall large
protrusion values.
When the KAM maps of the adhesion-less via and the Ti adhesion via are compared sideby-side, Figure 4-16 (a) and (b), respectively, an overall larger misorientation is seen in the Ti
adhesion via, suggesting a larger built-up stress in this via. FEA simulations confirmed the
existence of higher stresses at the surface of the Ti-adhesion TGV. The result from the simulation
is shown in Figure 4-17 and it shows how there is a larger stress built-up in the Ti adhesion TGV
compared to that in the adhesion-less TGV. The KAM and the FEA provided a consistent
explanation on the role of the Ti adhesion layer in restricting stress relaxation by suppressing
interfacial diffusion and vacancy diffusion.

Figure 4-16: (a) KAM for adhesion-less TGV. (b) KAM for a Ti- adhesion TGV.
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Figure 4-17: A top view FEA simulations showing the distribution of the Von Mises stress on the
TGV surface in response to heating to 375°C (a) Adhesion-less TGV. (b) Ti- adhesion TGV.

It should be point out that the Ti adhesion vias were produced using different processing
parameters from those used for the adhesion-less vias. Noticeable, the electroplating chemistry
were different for these two types of vias, which was necessary when the adhesion layer was
present. The Ti adhesion via has also been annealed after electroplating, which promoted grain
growth and led to a slightly larger grain size in this via. The fraction of Σ3 boundaries are slightly
less in the Ti adhesion via, although the fractions of coherent Σ3 are comparable. The Ti adhesion
TGV has larger content of coherent Σ9 indicating that a lower state of grain boundary energy was
not achieved, by conversion to coherent Σ3, despite long time annealing and testing [84-86]. This
difference in electroplating, post-plating annealing, and the presence of Ti adhesion all contributed
to the different microstructure between these vias, but the role of the Ti adhesion layer in reducing
via protrusion as discussed earlier is still valid.
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4.5

Summary

In this chapter, the protrusion of Cu in TGVs subjected to thermal cycling was studied.
Two sets of experiments were conducted to study the effect of thermal rate and the effect of
interfacial adhesion. For adhesion-less TGVs tested under two different thermal rates, significantly
larger protrusion and wider spread were observed in vias tested at the slow thermal rate. In the vias
tested under slow thermal rate, microstructure characterization also revealed the presence of voids
at grain boundaries and grain junctions, grain contours, many discrete Cu bumps, and
accumulation of Cu at the Cu/glass interface. In the vias tested under fast thermal rate, the
protrusion values and their spread are smaller, fewer voids have formed, and there was no sign of
Cu accumulation at the interface. Grain contours are present throughout the via surface and discrete
Cu bumps can be seen primarily near the peripheral of the via. The slower thermal rate allowed
more time for grain boundary diffusion and interfacial diffusion to relax the stress and promote
protrusion. The more extensive grain boundary diffusion can be responsible for the larger variation
in protrusion values in the sample tested under the slower thermal rate. Vacancy diffusion is also
more extensive in this via, which resulted in the large fraction of voids formed at the grain
boundaries and grain junctions. Grain boundary sliding and dislocation creep, which are driven by
stress and assisted by diffusion, also occurred, although may not be as dominant. Under the faster
thermal rate, diffusive processes are not as intensive and fewer voids are formed at grain junctions.
Larger internal stress built-up, which was confirmed by the KAM maps, can drive dislocation
creep and grain boundary sliding to manifest as the Cu bumps and grain contours seen in this via.
For a Ti adhesion TGV and an adhesion-less TGV tested at the slow thermal rate, considerably
smaller protrusion was obtained in the Ti adhesion vias. Using FEA, the role of the adhesion layer
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as a mechanical constraint to reduce the axial displacement of the Cu vias was shown. The
adhesion layer also restricts interfacial diffusion, which led to no Cu accumulation at the interface.
Vacancy sources at the interface were also eliminated or significantly reduced, which is consistent
with the absence of voids in this via.
Since TSVs and TGVs are both key technologies for 3D integration and share many
similarities, it is worthy to compare their protrusion and general reliability behaviors. Both the
TSV and TGV structures consist of Cu vias, which has high CTE, embedded in a low CTE
substrate. Therefore, for both structures, under thermal excursion, thermal stresses are inevitably
generated due to CTE mismatch and are responsible for most of the reliability problems in these
structures. Within the substrate, the 2D analytical solution of the radial stress in the substrate can
be expressed as [87]:
𝑅 2

𝐸𝛼𝛥𝑇

𝜎𝑟 = − 2(1−𝜈) (𝑥 )
𝑟

(5)

Where 𝜎𝑟 is the radial stress in the substrate, 𝐸 = 𝐸𝑠𝑢𝑏 = 𝐸𝑣𝑖𝑎 and 𝜈 = 𝜈𝑠𝑢𝑏 = 𝜈𝑣𝑖𝑎 are the
Young’s modulus and Poisson’s ratio, 𝛼 is the CTE mismatch, Δ𝑇 is the thermal load, 𝑅 is the
radius of the via, and 𝑥𝑟 is the distance from the via/substrate interface along the radial direction.
This suggests that the stress in the substrate increases with the square of via diameter. Throughsilicon vias are fabricated by deep etching and improvement of the fabrication process has been
able to produce high aspect ratio vias of diameters as small as 2µm [88]. In comparison, limited
by the laser-based drilling process and the brittleness of glass, the diameters of the glass vias
remain in the range of 30-50 µm [89]. The more than 10-fold difference in diameter means that
the stress in glass will be much larger than that in silicon. As a result, fracture is rarely seen in
current TSV technologies. Instead, stress-induced transistor mobility change is more relevant,
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where stress value of 100 MPa has been shown to cause as much as 7% degradation in the electrical
performance of the metal-oxide semiconductor field-effect transistors (MOSFETs) [90]. In TGVs,
mobility degradation is not a critical issue because the glass interposers are passive. Instead, the
large stress can cause cracks in glass and delamination at the Cu/glass interface, as was discussed
in chapters 2 and 3.
In the context of Cu protrusion, a small change in the TSV height due to protrusion would
deform the brittle layers of the BEOL to cause fracture or delamination [91, 92]. As scaling of
TSVs continues to below 2 µm in diameter, a reduction in stress and Cu protrusion are observed,
but complete elimination of the protrusion problem is still difficult [88]. Active work is still going
on to control via protrusion, especially the statistical variation of protrusion [71]. For TGVs, with
their diameters nearly one order of magnitude larger than the common diameters used for TSVs,
significantly higher stress is present to drive higher protrusion [93, 94]. As revealed in this work,
the protrusion can reach as high as several micrometers. In addition, because Si is a semiconductor
material, an oxide liner is needed at the TSV sidewalls to prevent cross talk. A barrier layer is also
required to prevent Cu migration into the Si substrate [95, 96]. On the other hand, as glass is
intrinsically an insulator, these interfacial layers are not required for TGVs, in which case the
interface structure is much simpler. However, as shown by this work, in the absence of an adhesion
layer, the interface can serve as vacancy sources to assist in void formation and Cu protrusion.
Interfacial diffusion also provides an additional path for mass transport to manifest as protrusion.
Therefore, it would be beneficial for TGVs to incorporate the adhesion layer to suppress interfacial
diffusion and vacancy sources. Additional mechanisms contributing to Cu protrusion includes
grain boundary diffusional creep, dislocation creep, grain boundary sliding. The operation and
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dominance of these deformation mechanisms are sensitive to the microstructure of the via and the
stress in the via, which has been shown in this work. The analysis suggests that reducing via
diameter, increase interfacial adhesion, and lowering the CTE mismatch by tuning glass
composition would all be beneficial in reducing the protrusion of TGVs.
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CHAPTER 5: MATERIALS PROPERTIES EVALUATION
5.1

Introduction

The content of this chapter pertaining to the micro-compression test of TGVs has been
published in the Journal of IEEE Transactions of Devices and Materials Reliability [68]:
O. Ahmed, G. Jalilvand, C. Okoro, S. Pollard and T. Jiang, "Micro-Compression of
Freestanding Electroplated Copper Through-Glass Vias," in IEEE Transactions on Device and
Materials

Reliability,

vol.

20,

no.

1,

pp.

199-203,

March

2020,

doi:

10.1109/TDMR.2020.2973940.
The TGV preparation procedure presented in section 5.2.2.1 was filed for a U.S.
provisional patent under the title “A method for isolating a conductive via from a glass substrate”.
The application serial number is 63/043,989.
It was discussed in the previous chapters how the magnitude of the thermal mismatch strain
dictates the thermo-mechanical reliability behavior in TGVs and how it is a reflection of the
material properties variation between the via and the substrate. Reducing the CTE mismatch
reduces the thermal stresses induced during BEOL processes and during device operation, leading
to lower susceptibility to interfacial delamination and substrate cracking. In addition, the reduction
in the CTE mismatch also mitigate the effects from Cu protrusion. The stress developed in the
TGV structure and its behaviors are directly relate to the mechanical properties of electroplated
Cu [13-15], which are affected by the processing parameters used to produce the vias. For the
development of predictive models, it is also necessary to obtain real material properties as inputs.
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Therefore, it is important to characterize the properties of TGVs that can be used to evaluate
reliability with the goal of achieving improved reliability performance.
For bulk materials, it is easy to conduct material characterization to measure the
mechanical properties by virtue of the large sample size that allows for easy fabrication of samples,
handling, and integration of samples in well-established testing apparatus. In contrast, metallic
elements in electronic materials, such as through-substrate vias, can be a few orders of magnitude
smaller than bulk samples. Testing of these small-scale samples is challenging due to sample
preparation, gripping into the testing apparatus and data analysis.
A common technique used to evaluate the mechanical properties of materials at small
scales is nanoindentation, which has been applied to Cu TSVs [23, 97-99]. This testing technique
is very popular due to its simplicity, availability, and ability to probe location-specific properties
of elastic modulus and hardness with sub-nanometer displacement resolution and nano Newton
force resolution [100, 101]. Therefore, a focus will be given in this chapter to measure the elastic
modulus and hardness of Cu TGVs using nanoindentation, which have not previously been
reported.
For the evaluation of the plastic material properties, there are studies that have used the
nanoindentation’s load versus displacement plots with FEA to extract plastic properties through
an iterative process [102-105]. However, there are some aspects to consider when combining FEA
with nanoindentation to extract the plastic properties of Cu vias [106, 107]. First, it must be
realized that the stress state underneath the nanoindentation tip is complex and not truly uniaxial,
therefore, using FEA to extract the plastic material properties from the load-displacement curves
may not capture the effects from these stresses. Second, the shape of the load- displacement curves
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can depend on where on the sample an indentation is made, such as near a grain boundary, a void,
or on an uneven surface. Such location specific nanoindentation results were documented in
literature and are near impossible to accurately mimic in simulation [108]. And finally, the effect
of tip shape and tip sharpness are usually simplified [109-111]. Therefore, nanoindentation alone
may not be sufficient to provide a reliable assessment of the plastic material properties of TSVs or
TGVs.
Micro-compression testing is a method that can quantify the plastic mechanical properties
of small volumes in the micrometer and submicron regimes [112-115]. The advantage of the
micro-compression test method stems from the nominally uniaxial loading giving the ability to
test a wide range of materials that are rather difficult to test in bulk form, such as intermetallics,
ceramics, and nanocrystalline microstructures [109]. Therefore, in this chapter, the microcompression testing was conducted for Cu-filled TGVs to supplement the nanoindentation test.
The plastic properties obtained by micro-compression are also compared with those extracted by
nanoindentation to evaluate the plastic material properties of Cu-filled TGVs.

5.2

Methods and Materials

5.2.1

Nanoindentation Testing

5.2.1.1 Sample Preparation for Nanoindentation
A 100mm TGV wafer provided by Corning Inc. was used for this analysis. The wafer is
300 µm in thickness and contained through-the-thickness TGVs with a diameter of 45µm. Samples
in the form of coupons were cut from the wafer using a dicing saw and then mounted in epoxy
(Epoxyset®, Allied High Tech) for subsequent cross-sectional sample preparation. Following
78

mounting, mechanical polishing was conducted on the mounted glass coupons to reveal the sample
cross-section. Silicon carbide grit paper, SiC, was used to grind the cross-section down to 1200
grit size. Following that, diamond suspension was used to polish the cross-section down to 250 nm
diamond particle size. The final polishing step was done using colloidal silica with a particle size
of 50 nm. SEM was used to examine the polished surfaces and record the sample and the TGV
dimensions. Figure 5-1 shows an SEM image from a via prepared by the above discussed
procedure, which is ready for nanoindentation testing. Two sets of samples were prepared for
characterization by nanoindentation: unannealed and annealed. The unannealed samples are cut
from the wafer, mounted and polished, and then tested without any thermal treatment. The
annealed samples were cut from the wafer as described above, but before mounting in epoxy, they
were placed in an oven and annealed. The purpose of conducting nanoindentation test on annealed
TGVs was to examine the effect of annealing on the elastic modulus and hardness. To anneal the
TGV coupons, the coupons were placed in a tube furnace under a reducing atmosphere consisted
of 5 moles% hydrogen balanced by nitrogen. Then, the oven temperature was risen to 400°C at a
rate of 6°C/minute. This target temperature of 400°C was adopted to replicate the post-plating
annealing that is conducted on Cu vias during fabrication to stabilize the crystal structure and
reduce the electrical resistivity. Soaking at the target temperature was for 1 hour before slow ovencooling to room temperature. From the as-received coupon, 8 vias were chosen for
nanoindentation. On each via, 15 indents were made along the central axis of the via at a step size
of 10 µm, resulting in a total of 120 indentation spots for the vias tested. The same sample size
was used for the TGV coupon annealed to 400 °C and the same number of indents were made.
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Figure 5-1: (a) A cross-section of the TGV coupon showing 4 TGVs. (b) A cross-section of a
single TGV showing the wafer thickness and the TGV dimensions.
5.2.1.2 The Nanoindentation Test
Nanoindentation was conducted on a Hysitron TI Premier nanoindentation system using
the standard, three-sided Berkovish diamond tip under a constant load rate control. A peak load of
4000 µN was used for each indent and the indents were made along the central axis of the TGVs
to stay away from the Cu/glass interface. Each indent was separated by 10 µm distance to avoid
overlapping of stress fields from neighboring indents. The loading/unloading rates were kept at
400 µN/second. The dwell at the peak load was 3 seconds. During the nanoindentation test, the
indentation load and the depth of penetration are recorded. From the experimentally recorded load
versus indentation depth curve, the elastic modulus and hardness are calculated.

5.2.1.3 Data Analysis
From the recorded load versus penetration depth data, the elastic modulus and hardness
can be calculated with the aid of the method described by Oliver and Parr [116]. Based on this
method, the indentation modulus can be estimated based on the following expression:
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𝐸𝑟 =

√𝜋 (𝑑𝑃 ⁄𝑑𝐻)𝑢𝑛𝑙𝑜𝑎𝑑
∙
2
𝛽 √𝐴

(6)

Where Er is the effective modulus, P is the indentation load, H is the depth of penetration,
and β is geometrical parameter for the indenter that equals 1.034 for Berkovish tips [102]. A is the
projected contact area of the indenter with the sample. This area is calculated based on the
manufacturer calibration parameters for the installed tip using silica sample. dP/dH is the slope of
the unloading curve at the maximum load position. The unloading curve was used to calculate the
elastic modulus of the indented material because unloading is dominated by the elastic recovery
of the material whereas the loading is dominated by elastic and plastic deformations [117]. The
calculation of the effective indentation modulus considers the elastic deformation that occurs in
the rigid indenter using the following expression:
1
𝐸𝑟

=

1−𝑣 2
𝐸

1−𝑣𝑖 2

+

𝐸𝑖

(7)

Where E and v are the elastic modulus and Poisson’s ratio of the sample, Ei and vi are the
elastic modulus and Poisson’s ratio of the indenter tip, with Ei = 1140 GPa and vi = 0.07 [118].
The indentation hardness is calculated based on the following expression:
𝐻=
Where P

max.

𝑃𝑚𝑎𝑥.
𝐴

(8)

is the maximum load recorded for the nanoindentation spot and A is the

projected contact area of the indenter with the sample.
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5.2.2

Micro-compression Testing

5.2.2.1 Sample Preparation
Two TGV wafers, annealed and unannealed, are used for micro-compression and they were
also provided by Corning Inc. The annealed wafer had a thickness of 365 µm and contained TGVs
of 50 µm diameter that were fabricated using processes identical to the wafer described in 5.2.1.
This wafer was annealed for 30 minutes at 420°C. The unannealed wafer had a 50 µm diameter
TGVs as well and the wafer thickness was 465 µm. The vias from this wafer were used in this
study in its as-electroplated state. Samples were then cut from both wafers by laser to create
rectangular coupons with dimensions of 20 mm × 10 mm × 365µm and 20 mm × 10 mm × 465µm
(length × width × thickness) for the annealed and unannealed wafer, respectively. In a typical TGV
fabrication process [119], through holes are drilled in glass by laser and then filled with Cu by
electroplating. Due to the bottom-up electroplating process, Cu accumulates at the top of the filled
vias holes to form overburden. SEM image for the top view of a typical TGV coupon showing the
overburden is presented in Figure 5-2. In the subsequent 3D integration process, this overburden
is removed by electro-mechanical polishing to expose the free ends of the vias. But in both of the
samples used in this study, this overburden was kept and was utilized as a bottom platen for the
micro-compression test.
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Figure 5-2: SEM top view of a typical TGV array showing the vias and the Cu overburden.
Samples used in micro-compression studies are typically in the form of pillars that are
fabricated using focused ion beam (FIB), where a pillar with a cylindrical or cubical shape from
the region of interest is milled [113, 114, 120, 121]. But FIB usage requires extensive instrument
time and is expensive. Therefore, it is not ideal for milling a micro-compression sample from
TGVs, which have large diameters. In addition, studies have shown that using FIB to mill a microcompression pillar can introduce a thin irradiation zone on the outer surface of the pillar that can
alter the mechanical response of the sample. This is especially true for FIB fabricated microcompression pillars that have a diameter range of 1-3µm. Few hundred nanometers of FIB
irradiation damage have been observed and reported to affect the micro-compression test results
of such small pillars [114, 122]. Therefore, a suitable sample preparation for the microcompression test of TGVs that is feasible and damage free was devised.
A schematic illustration of the steps that were used to prepare free-standing Cu TGVs for
micro-compression testing is shown in Figure 5-3. A cut TGV glass coupon was first placed in a
mounting mold. Then, epoxy (epoxyset®, Allied High Tech, Inc), is poured around the coupon and
allowed to cure at room temperature for 24 hours. Following that, the sample, consisting of the
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TGV coupon embedded in the hardened epoxy, is flipped upside down. The top side of the sample,
which are the original bottoms of the TGVs, is ground using 1200 SiC grit paper to thin the TGV
coupon to a thickness of less than 50 µm. Following this step, a pipette is used to apply one to two
drops of 38% HF solution on the coupons on the location of the Cu TGVs. This allows for the
selective etching of glass, thus exposing the free standing Cu vias [123]. Cu has been reported to
experience minimal (100-500Å) to no corrosion from exposure to aqueous HF solutions [124-126].
Following glass etching, the sample is ultra-sonicated in ethanol for 10-15 minutes to remove any
residue from the glass etching process, and thus, exposing the pristine free-standing Cu vias.
A typical free-standing TGV prepared by this method is shown in the SEM image presented
in Figure 5-4 (a). The via resembles a pillar situated on top of its original overburden. Therefore,
the overburden provides a structural support for the via during the uniaxial micro-compression by
acting as a bottom platen. Because of the nature of the laser ablation process used to drill the via
holes in glass, all vias are not perfectly cylindrical but have geometrical variations that can be
described by a large diameter (D) at the via base and a small diameter (d) at the via top. Figure 54 (b) illustrates these dimensional variations in a typical TGV prepared and used in this study.
Because of the variation of the via diameter along its height, a parameter called the taper angle, α,
is defined as seen in Figure 5-4 (b). This taper angle is the angle between the via axis and the via
wall tangent. For the annealed TGV, a sample coupon containing six free standing TGVs were
prepared by the method discussed above and used for this micro-compression test. For the
unannealed TGVs, five free standing TGVs were prepared. For each via, D, d, and H were
measured from the SEM image prior to the test using the image analysis tool, Image J. The
dimensions of all vias used in this study are presented in Table 5-1 and Table 5-2.
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Figure 5-3: A schematic illustration of the sample preparation steps used in this study to isolate
free standing through glass via (TGV) from glass (a) A cross section of the as received TGV
coupon showing the vias and the copper overburden. (b) The TGV coupon is mounted in
mounting mold, and epoxy is poured on top and allowed to cure. (c) The sample is flipped upside
down and polished with 1200 SiC grit paper to thin the glass coupon and achieve the desired via
height. (d) Glass is etched by using 38% HF to expose the free-standing TGVs. © 2020 IEEE.

Figure 5-4: (a) A typical SEM view, at 45° tilt with the electron beam, for a free-standing TGV
prepared by the method presented in Figure 5-3 (b) An illustration of the various geometrical
parameters of a typical TGV: (D) is the base diameter, (d) is the top diameter, (α) is the taper
angle, and (H) is the via height. © 2020 IEEE.
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Table 5-1: The dimensions of the annealed TGVs tested in this study. © 2020 IEEE.
Via #

D (µm)

d (µm)

H (µm)

α°

1
2
3
4
5
6

50
50
50
50
50
50

49
47
47.6
49.2
47.2
49.0

33.62
44.55
49.81
43.74
44.96
38.07

0.85
1.92
1.37
0.52
1.87
0.75

Table 5-2: The dimensions of the unannealed TGVs tested in this study.
Via #

D (µm)

d (µm)

H (µm)

α°

1
2
3
4
5

50
50
50
50
50

36
32.5
37
37.1
38.2

62
60
70
60
62

6.44
8.29
5.3
6.13
5.43

5.2.2.2 Micro-compression Apparatus
The uniaxial micro-compression test system custom-built for this study is shown in Figure
5-5 (a) This micro-compression apparatus consists of a precision motor, a load cell, a stereoscope,
a side view camera, precision micrometers, and a closed loop LabView data acquisition program.
The precision motor moves the micro-compression tip towards the via at a speed of 50 nm/s. A
schematic illustration of the test procedure is shown in Figure 5-5 (b). The micro-compression tip
is a high-speed steel milling tool that was flattened using FIB to resemble a top platen for the
micro-compression test with a tip diameter of 200 µm, shown in Figure 5-5 (c). The via overburden
acts as the bottom platen for the test, while the tip is the top platen and compresses the via in a
uniaxial fashion. The coupon containing the free-standing TGVs is attached to the load cell using
a fast curing glue. The mechanical response of the via to the compressive force imposed by the tip
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is thus measured by the load cell (LSB 200 miniature S-beam load cell from FUTEK Inc.), which
has a minimum force resolution of ±1 mN. The stereoscope and a side view camera are used to
locate the via to be tested, align it with the tip, and achieve centering. The precision micrometers
are used to correct for any misalignments and to adjust proximity of the tip to the via prior to the
test. A LabView-based data acquisition program was created to control the precision motor
movement, record both the displacement and the load, and to plot the load versus displacement
curve of each via in real time as the test is being performed. All eleven vias tested in this study
were compressed using a displacement-controlled mode using a prescribed displacement speed of
50 nm/s. All vias were compressed to 30% of their original length (H).

Figure 5-5: (a) The micro-compression apparatus built for this study. (b) A schematic illustration
of the testing procedure for each TGV. (c) An SEM image for the micro-compression tip used to
compress the vias. © 2020 IEEE.
5.2.2.3 Data Analysis
Following the micro-compression of each via, the load-displacement plot is analyzed to
generate the stress-strain plot for each tested via. The displacement measured from the test cannot
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be directly converted to strain. This is because the total displacement of the system is represented
as follows [110]:
∆𝑋𝑡𝑜𝑡𝑎𝑙 = ∆𝑋𝑖𝑛𝑑. + ∆𝑋𝑣𝑖𝑎 + ∆𝑋𝑠𝑢𝑏.

(9)

Where ∆X is the displacement, and the subscripts ind. and via refer to the displacement in
the indenter and the via, respectively. The subscript: sub., refers to the displacement in the
substrate, or the base, on which the via is situated. In this study, this base is the Cu overburden
seen in Figure 5-4 (a). If this substrate is compliant, most of the deformation will occur in the
substrate causing what is called “the via sink-in effect” leading to inaccurate strain measurement.
Intuitively, the sink-in effect will be magnified if the via has high aspect ratio. High aspect ratio
via is also more susceptible to premature buckling. On the contrary, the via sink-in can be reduced
when the via has a tapering angle, just as presented in Figure 5-4 (b).
To isolate the via displacement from the other displacement components mentioned in
equation 9, and to exclude the “via sink-in effect” mentioned above, the following expression
involving Sneddon correction to was used [110, 112, 127, 128]:
2
(1−𝑣𝑠𝑢𝑏
).𝑓

∆𝑋𝑣𝑖𝑎 = ∆𝑥𝑡𝑜𝑡𝑎𝑙 − 2𝐸

𝑠𝑢𝑏

.𝑟𝑏𝑎𝑠𝑒

2
(1−𝑣𝑖𝑛𝑑
).𝑓

− 2𝐸

𝑖𝑛𝑑 .𝑟𝑡𝑜𝑝

( 10 )

Where rbase and rtop refer to the base and top radii of the via, respectively, and f, refers to
the force measured by the load cell. Thus, the pillar strain can be defined as:
𝑆𝑡𝑟𝑎𝑖𝑛(𝑇𝐺𝑉) =

∆𝑋𝑣𝑖𝑎
𝐿𝑜 𝑣𝑖𝑎

Where the term, Lo is the TGV length measured from the SEM image.
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( 11 )

To calculate the stress in each TGV, the variation in the TGV diameter is considered in an
empirical equation to average the non-uniformity in the stress field. The following expression is
used [110]:
𝜎=

1
2

(

2
𝑟𝑖𝑛𝑑

2
𝑟𝑡𝑜𝑝

+

2
𝑟𝑖𝑛𝑑
2
𝑟𝑏𝑎𝑠𝑒

) .𝑝

( 12 )

Where p is the pressure = applied load /indenter area.

5.3 Results and Discussion
5.3.1 Nanoindentation Results
Figure 5-6 presents a representative plot for the load versus penetration depth for the as
received and the annealed vias. From this figure, the effects from annealing on changing the
mechanical response of the material can be observed by comparing the maximum penetration
depth for the two cases. In Figure 5-6 (a) for an as received TGV, the maximum penetration depths
ranged between 195-225 nm. For the annealed TGV presented in Figure 5-6 (b), the maximum
penetration depth ranged between 255-355 nm. Therefore, annealing has allowed for the
nanoindentation diamond tip to penetrate deeper in the TGV, reflecting a decrease in the ability of
the Cu to resist penetration.
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Figure 5-6: Representative load versus indentation depth plots for (a) As received TGV, and (b)
Annealed to 400°C TGV.
Figure 5-7 shows the nanoindentation results from 120 indentation spots corresponding to
8 vias from each of the samples, as received and the annealed to 400°C. Figure 5-7 (a) presents a
comparison in the indentation elastic modulus and Figure 5-7 (b) presents a comparison in the
indentation hardness.

Figure 5-7: (a) A comparison in the indentation modulus between as received TGVs and
annealed TGVs. (b) A comparison in the indentation hardness between as received TGVs and
annealed TGVs.
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It can be seen from Figure 5-7 (a) that there is a slight decrease in the elastic modulus of
the Cu TGV in response to the annealing to 400°C. The median value of the elastic modulus among
120 indentation spots in 8 of the as received TGVs is 108 GPa, whereas the median value of the
elastic modulus in the same sample size for the annealed TGVs is 102 GPa. The elastic modulus
of a material is an intrinsic material property and is not expected to change in response to
annealing. However, the elastic stiffness matrix of Cu is anisotropic, meaning that the elastic
modulus of Cu is crystal direction dependent [129]. Given that the Cu microstructure coarsened
due to annealing, it can explain why there is a wider distribution of elastic modulus values for the
annealed TGVs seen in Figure 5-7 (a). Up to 20% reduction in the indentation modulus among Cu
samples due to annealing was observed in previous studies and was attributed to the presence of
residual stresses [108, 130, 131].
Figure 5-7 (b) presents the variation in the indentation hardness between the as received
and the annealed TGVs. The median value of the indentation hardness in the as received TGV is
2.45 GPa and 1.43 GPa for the annealed TGV. This 41% drop in hardness of the annealed TGVs
is expected especially when examining the maximum penetration depths seen in Figure 5-6.
Metallurgically, upon annealing, Cu grains will experience grain growth leading to a reduction in
the grain boundary density. Density of defects, such as dislocations, will also be reduced during
annealing. The grain boundaries and other defects are natural retardants to the dislocation motion.
Therefore, a reduction in the grain boundary density and other defects reduces the restrictions on
the dislocation motion allowing for more plasticity and hence a reduction in hardness upon tip
penetration. Mathematically, an increase in the indentation depth means an increase in the
projected area of penetration, A, from equation 8. This latter quantity is inversely proportional to
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the indentation hardness, as seen in equation 8, Therefore, an increase in the indentation depth is
observed along with a lower indentation hardness.

5.2.3

Micro-compression Test Results

The SEM images of a typical TGV before and after the test are shown in Figure 5-8 . The
TGV shown was compressed vertically and no buckling is observed. The TGV cross section at the
top end of the via has increased in area, lateral strain is observed in response to the axial strain
imposed on the TGV by the micro-compression tip. Figure 5-9 shows the stress-strain curves of
all the six annealed TGVs and the five unannealed TGVs tested using the above-mentioned test
and analysis procedures. Values of the yield stress of the tested vias were assessed by the proof
stress at an offset strain of 0.2%. The yield stress values for the six annealed vias and the five
unannealed vias are presented in Table 5-3 and Table 5-4, respectively. For both samples, the yield
stress values are found to be in good agreement with each other indicating a reliable and repeatable
testing procedure. The average yield stress is found to be 123 MPa for the annealed TGVs, with a
standard deviation of 7.85MPa. The average yield stress is found to be 398 MPa for the unannealed
TGVs, with a standard deviation of 47 MPa. The yield stress values found in this study are in
general agreement with the range of yield stress reported in literature for Cu [132]. The test results
are consistent and repeatable, indicating this testing method is reliable to assess the yield stress of
Cu TGVs and the sample preparation may be considered as a standard preparation procedure to
isolate TGVs for mechanical or microstructural analyses.
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Figure 5-8: A TGV (a) before micro-compression and (b) after micro-compression

Figure 5-9: (a) The Stress-Strain curves of all the six annealed vias tested in micro-compression.
© 2020 IEEE. (b) The Stress-Strain curves of all the five unannealed vias tested in microcompression.
Table 5-3: The measured yield stress values of the six TGVs tested in micro-compression. ©
2020 IEEE.
Via #

Yield Strength (MPa)

1
2
3
4
5
6

113
115
130
125
135
120
93

Table 5-4: The measured yield stress values of the five unannealed TGVs tested in microcompression.
Via #

Yield Strength (MPa)

1
2
3
4
5

440
310
415
390
435

The yield stress values presented in Table 5-3 and Table 5-4 represent the first-time that
plastic properties are experimentally measured and reported for Cu TGVs. The values presented
in Table 5-3 for the annealed TGVs are within the range reported for Cu films [131, 133, 134], but
are lower than the value of 167 MPa reported for electroplated Cu TSVs [135]. The values of the
yield stress presented in Table 5-4 for the unannealed TGVs are larger than those presented in
Table 5-3, but they are consistent with how large the yield stress is for unannealed Cu. In each of
the two population of results, the variations among the yield values of the individual TGVs may
be related to the stochastic variations of the microstructure, the tapering angles, and the presence
of a small number of voids. Previous reports [136] have shown that the plastic properties of Cu
that are used as input in the numerical models to predict the stress have a significant impact on the
accuracy of predicted stresses in Cu-filled TSVs. Therefore, the effect of the material properties
of through substrate vias on the reliability of the device and its performance does not only depend
on the elastic properties, but plastic properties as well. Thus, the plastic properties reported in
Table 5-3 and Table 5-4 will provide a valuable input for future studies on the effect of plasticity
on the reliability performance and the observation of reliability failures in TGVs.
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5.4 Plastic Properties Estimation by FEA and Nanoindentation
As mentioned in the introduction section, FEA simulations can be used to extract the plastic
properties of Cu via using the experimental load-displacement curves. To conduct this exercise,
an axisymmetric model was built in ABAQUS (v6.21) containing a Cu via, a glass substrate, and
a diamond Berkovich tip. An illustration of the FEA model is shown in Figure 5-10.

Figure 5-10: An axisymmetric FEA model used to simulate the nanoindentation test in Cu TGVs.
The material properties used for the model included elastic properties of EXG glass as seen
in Table 2-1 and elastic properties for the Berkovich diamond tip with elastic modulus of 1141
GPa and Poisson’s ratio of 0.07 [137]. For the plastic properties of Cu, the true yield stress was
specified as a function of true plastic strain using the following Ramberg-Osgood expression [138,
139]
1

𝜎 (𝜖𝑝 ) = 𝜎𝑦0 [1 +
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7𝐸𝜀𝑝 𝑛
3𝜎𝑦

]

( 13 )

Where σ is the stress, 𝜀𝑝 is the plastic strain, σyo is the yield stress at zero plastic strain, E
is the elastic modulus, and n is strain hardening exponent. Using the expression presented in
Equation 13, the plastic behavior of Cu can be modeled and examined. The results are shown in
Figure 5-11.

Figure 5-11: (a) The evolution of plastic curve of Cu with (a) the strain hardening exponent (b)
yield stress. (c) Numerical nanoindentation response of FEA model to variations in the strain
hardening exponent (n), and (d) Numerical nanoindentation response of FEA model to variations
in the yield stress.
As seen in Figure 5-11 (a) and (b), the stress value for Cu past the yield point can be
modeled as a function of E, n, and plastic strain. Numerically, the effect of the plastic properties
on the load-displacement curves from the FEA model can also be recorded and are seen in Figure
5-11 (c) and Figure 5-11 (d). With an increase in the yield stress of Cu, the numerical load96

displacement curve moves up indicating a larger force is required for indentation tip to penetrate
into the Cu via.
Using an iterative approach, the yield stress of Cu is first adjusted in the expression seen
in Equation 13 to make the FEA curve approach an average experimental curve. Then, the strain
hardening exponent, n, was adjusted to achieve the best graphical fit. The results from this FEA
work is shown in Figure 5-12 (a), where a numerically extracted load-displacement curve is
superimposed on an experimental load-displacement curve for an unannealed Cu via, and in Figure
5-12 (b) for an annealed via.

Figure 5-12: Numerically produced load-displacement curve superimposed on experimental load
displacement curve corresponding to a TGV that is (a) unannealed, and (b) annealed.
In Figure 5-12 (a), the numerical nanoindentation plot with a yield stress of 345 MPa was
the one that provided the best graphical fit with the experimental load-displacement plot from
unannealed TGV. This result show that the FEA simulation can be used to estimate the plastic
properties of Cu in TGVs using experimental load-displacement curves. However, not all
experimental conditions, such as variation in residual stresses, sample surface roughness, surface
flatness, can be modeled accurately. Therefore, the numerical curve and the experimental curve do
97

not perfectly match, especially during the loading portion. Comparing this result with yield stress
value of 398 MPa measured experientially by the micro-compression method, it can be seen that
this value and the yield stress value estimated by FEA are comparable. This indicates good
agreement between micro-compression and FEA on estimating the plastic properties of unannealed
Cu TGVs.
In Figure 5-12 (b), the magnitude of the yield stress of the annealed TGV is estimated to
be 200 MPa. As seen in Figure 5-12 (a), the numerical load-displacement curve also does not
perfectly overly on top of the experimental one during the loading portion of the curve. This is
again because FEA simulation of the nanoindentation test does not account for all the various
microstructural and experimental influencers that the experimental test will be affected by, such
as grain boundary proximity, presence of voids, and Cu anisotropy. In addition, due to annealing,
residual stresses are built-up in the Cu via and the residual stresses is found to affect the shape of
the load displacement curve [140]. Therefore, as a TGV undergoes annealing, additional structural
and microstructural influencers are introduced to affect the shape of the load-displacement curve,
causing more difficulty to match the numerical load-displacement curve with the experimental
curves. Comparing to the yield stress measured from micro-compression, 123 MPa, the yield stress
estimated by FEA is +60% larger, 200 MPa. This difference can be attributed to the complex stress
state underneath the experimental nanoindentation tip, which is not uniaxial. Therefore, this stress
state will affect the shape of the load-displacement curve, hence affecting the estimated yield stress
using the graphical estimation method discussed above. In micro-compression, the stress that the
TGV experience is uniaxial, therefore, it allows for straightforward estimation for the yield stress
analytically with minimal influences from other stress components or microstructural effects.
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In summary, the yield stress value of the annealed and the unannealed Cu TGVs when
measured using micro-compression showed consistency with that estimated by FEA and
experimental nanoindentation. For the annealed TGV, the yield stress value measured by microcompression is 123 MPa, versus 200 MPa when estimated by FEA and experimental
nanoindentation. For the unannealed TGVs, the yield stress value measured by micro-compression
is 398 MPa, versus 345 MPa when estimated by FEA and experimental nanoindentation. The
consistency of the trend of the yield stress between the annealed and the unannealed TGVs in the
two different approaches can provide an avenue for future research to explore the plastic properties
of through substate vias considering different geometries, electroplating chemistries, or via filling
materials.
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CHAPTER 6: THE RELIBILITY OF SOLDER JOINTS
Introduction
Some content in this chapter has been published in the following articles [141, 142]:
O. Ahmed, G. Jalilvand, J. Dieguez, P. Su and T. Jiang, "Study of the Long Term
Reliability of 3D IC under Near-Application Conditions," 2018 IEEE 68th Electronic Components
and

Technology

Conference

(ECTC),

San

Diego,

CA,

2018,

pp.

476-482,

doi:

10.1109/ECTC.2018.00076.
O. Ahmed, G. Jalilvand, H. Fernandez, P. Su, T. Lee and T. Jiang, "Long-Term Reliability
of Solder Joints in 3D ICs Under Near-Application Conditions," 2019 IEEE 69th Electronic
Components and Technology Conference (ECTC), Las Vegas, NV, USA, 2019, pp. 1106-1112,
doi: 10.1109/ECTC.2019.00172.
In a typical 3D integration, Controlled Collapse Chip Connections, or the C4 bumps,
connect the stacked dies to the substrate, while fine-pitch µ-bumps provide the connection among
chips. Sn-based solder alloys, with their enhanced electrical characteristics, excellent mechanical
properties, and high thermal conductivity, are widely used in µ-bumps and C4 bumps [143-145].
Nevertheless, for µ-bumps and C4 bumps, the formation of Cu-Sn Intermetallic Compounds
(IMCs) through interfacial reactions impose a major reliability concern. Depending on the solder
composition, the Sn-based solder reacts with the Cu pad or Cu pillar and the Ni Under-Bump
Metallization (Ni/UBM) to form various binary or ternary IMCs [146-148], even though the Ni
layer is intended to hinder IMC formation between the bulk of the Sn- rich solder and the
underlying Cu- pillar [149]. A thin layer of IMC is essential to the mechanical strength requirement
of the solder joint [11]. But a thick IMC layer is detrimental and shortens the solder joint fatigue
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life during temperature and power cycling due to the brittle nature of IMCs. Having lower electrical
conductivity, IMCs also degrade the overall electrical performance of the solder joints [150].
Studies have shown that serious reliability problems such as cracking [151-153],
Kirkendall voiding [154-156], and electromigration [157, 158] are observed in µ-bumps and C4
bumps used in applications that demand thermal cycling or power cycling, conditions experienced
by modern electronics. During these conditions, metallurgical reactions leading to IMCs formation
have shown to affect the solder mechanical strength [159]. Other attributes to the IMCs formation
that affect the reliability behavior of the µ-bumps and C4 bumps include the IMCs morphology
[160], IMCs-solder volume ratio [161], and IMCs growth kinetics [162-164]. With modern
electronics employing µ-bumps and C4 bumps in Three-Dimensional Integrated Circuits (3D-ICs)
and working in varying conditions that are different from most laboratory simulated experiments,
it is important to understand and compare the reliability aspects of µ-bumps and C4 bumps under
test conditions where temperature excursions can be complex or unusual.
On the package level, there are two types of CTE mismatches [165], global and local. A
global CTE mismatch describes the interaction of the silicon dies with the substrate, while the
local CTE mismatch characterizes the interaction between the solder bumps and its surrounding
re-distribution layers (RDL) and underfills. Although studies on the reliability of 3D-ICs in
response to the effects of global and local CTE mismatch has been reported in literature [151, 166170], no work has been ever conducted to understand how the CTE mismatch among the individual
microstructural constituents comprising a typical solder joint, such as the IMCs, the solder, and
the Cu pillars affect the generation and development of localized stress concentrations. The
thermomechanical properties mismatch in the immediate vicinity of the IMCs can lead to the
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generation of thermo-mechanical stresses that can be localized at certain locations, such as at the
IMC- solder interface, to endanger the solder joint integrity relative to other locations in the joint.
Therefore, in this chapter, the potential reliability problems experienced by µ-bumps and
C4 bumps considering testing conditions that are similar to operation conditions are examined.
Experimental work involves testing the 3D-ICs in conditions that resemble what a modern
electronic device is likely to experience in service. In addition, microstructural simulation is
conducted on a µ-bump and a C4 bump to evaluate the stresses in the microstructure using two
software packages, the Object-Oriented Finite Element (OOF2) and ABAQUS (v6.21). OOF2 is
an open source software created at the National Institute of Standards and Technology (NIST) to
investigate the properties of microstructures [171, 172]. It will be used to generate and export the
mesh file of the complex solder joint microstructure to ABAQUS. The latter will be used to run
the thermomechanical simulation. Therefore, this work will provide a comprehensive experimental
and numerical overview on the effects of testing conditions on the formation of IMCs, stresses
inside the solder joint, the structural integrity of the solder joint, and potential reliability outcome
of µ-bumps and C4 bumps.

6.2 Methods and Materials
6.2.1 Description of the Test Vehicles
A cross-sectional overview from a typical 3D-IC is shown in Figure 6-1. Each test sample
is a 3D-IC that consists of a stack of five dies connected by µ-bumps, seen in Figure 6.1, and the
substrate interfaces with the stack through the first level die by C4 bumps, seen in Figure 6.1. The
solder in the µ-bumps was made of Sn-0.7 wt.% Ag alloy, and the solder in the C4 bumps was
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made of Sn-3wt.%Ag-0.5wt.% Cu alloy. For the µ-bumps, UBM of ENIG (electroless nickel
immersion gold) was used on both side of the µ-bump. The average diameter and height of a typical
µ-bump was 30 µm and 32 µm, respectively. The pitch among the µ-bumps was 100 µm. For the
C4 bumps, UBM on the substrate side was ENIG, and a tri-layer of ENIG/Cu/ENIG was used on
the chip side. The diameter and height of a typical C4 bump was 100 µm and 60 µm, respectively.
The pitch among C4 solder bumps was 150 µm.

Figure 6-1: A typical 3D-ICs showing the structural components enabling 3D integration
including C4 bumps and µ-bumps.
6.2.2 The Reliability Tests
Three long-term reliability tests are carried out for the 3D-ICs for a total test time of 2000
hours. The high temperature storage test (HTS), JEDEC standard JESD22-A103E Condition B, is
carried out at 150°C. This test is routinely adopted to simulate the continuous operation of the
devices for long periods without interruption. The sequential test (SEQ) is used where the 3D-ICs
experience a combination of HTS at 150°C for 95 hours followed by thermal cycling (TC) at two
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cycles per hour, between 125°C and -55°C, JEDEC standard JESD22-A104E Condition B, for five
hours. This cycling portion of the SEQ test is used to simulate a low number of reboots per year.
Temperature cycling with long dwell (TC-LD), JEDEC standard JESD22-A104E Condition B, is
a variation of the thermal cycling test where the components are thermally cycled between 125°C
and -55°C with a 2.3-hour dwell at each temperature extreme. For all the three tests, the ramp rate
was always 15°C/ minute. The test apparatus consisted of three Sigma System environmental
chamber M42 equipped with CC-3 and CC-4 temperature controllers. These ovens are single
chamber cycling ovens where the heating is achieved by resistive coils and the cooling is achieved
by the expansion of a solenoid-controlled liquid nitrogen. Each oven is equipped with two fans
that run continuously to distribute the thermal load, via circulating air, equally inside the chambers.
A representative thermal profile of these tests and a temperature calibration profile are presented
in Figure 6-2.
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Figure 6-2: Temperature-time profiles of the reliability test conditions. (a) High temperature
storage (HTS). (b) Sequential test (SEQ), where the components are subjected to an alternation
of 95 hours of HTS at 150°C and 10 thermal cycles between 125°C and -55°C. Each thermal
cycle lasted 30 minutes with a heating/ cooling rate of 15°C/ minute (c) Temperature cycling
with long dwell (TC-LD), where the components were thermally cycled between 125°C and 55°C with a 2.3 hours dwell at each temperature extreme (d) Actual temperature-time calibration
profile obtained in a test chamber.
6.2.3 Characterization
Three samples were removed from each test chamber at multiples of 500 hours. The
removed samples were first cross sectioned using a slow speed diamond saw followed by cold
mounting in epoxy. Mounted samples were then prepared for cross sectional analysis by coarse
grinding using SiC grit paper: 400, 600, 800, and 1200. This was followed by fine polishing using
diamond lapping films: 3µm followed by 1µm. And finally, 0.05 µm colloidal silica was used on
a low napping cloth. The morphology and distribution of the interfacial IMCs was examined by
field emission scanning electron microscope (Zeiss ULTRA-55 FEG SEM) equipped with Inlens
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secondary electron imaging detector (SE) and backscattering electron imaging detector (BSE).
Elemental analysis was carried out using energy dispersive spectroscopy (EDS). In addition,
Focused Ion Beam (FIB) was used to cut a thin slice from a µ-bump for subsequent EDS analysis
using Scanning Transmission Electron Microscopy (STEM) conducted on a Tecnai F30 analytical
electron microscope with 300 KV accelerating voltage. To prepare the FIB slice, a thin layer of Pt
is deposited on the region of interest in the sample in order to protect the structural integrity of the
cut slice. Then, the thin slice was lifted-out by a probe and placed on a sample grid for the
subsequent STEM and EDS analyses.

6.2.4 Microstructural Simulation
Two-dimensional (2D) microstructure-based FEA was carried out to assist in the
evaluation of the location-specific thermomechanical stresses among the solder joint constituents
in the µ-bumps and C4-bumps. OOF2 uses an image from an optical or electron microscope to
create a digital microstructure [171]. Various imaging processing tools such as median filters and
edge detection can be used to enhance the contrast of the pixels comprising the various constituents
in the microstructure and allowing the creation of pixel groups. A skeleton is generated for the
microstructure in order to define the locations of the nodes and element edges. The skeleton is
modified by various tools so that element and nodes conform to the microstructure. Following the
skeleton optimization, the finite element mesh is generated from the skeleton. More details on the
process of creating a microstructure by OOF2 and the mesh generation can be found elsewhere
[173, 174]. The mesh file is then exported to ABAQUS to run the thermomechanical simulation.
The mesh file is a 2D plain stress model containing all the solder joint constituents. Figure 6-3
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shows the electron micrographs from a µ-bump and a C4 bump that are converted to mesh files
containing all the proper materials assignments. Elastic-isotropic materials properties are used for
all the materials on this simulation and are presented in Table 6.1. For the boundary conditions, no
deformation is allowed for the nodes at the top and bottom of the 2D models and the thermal load
applied was cooling from 150°C to room temperature, -125°C.

Figure 6-3: An illustration of the numerical microstructure used for the microstructural
simulation (a) SEM image of a C4 bump, © 2019 IEEE (b) A numerical mesh file for the C4
bump seen in (a). (c) SEM image of a µ-bump (d) A numerical mesh file for the µ-bump seen in
(c).
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Table 6-1: The thermomechanical properties used in the microstructural simulation.
Material

E (GPa)

v

CTE (PPM) T(°C)

Copper [27]

110

0.35

16

Silicon [27]

130

0.25

2.5

Sn [175]

41

0.36

23

Underfill [176]

12

0.35

29 (20-102)
92 (T>102)

Ni/UBM [27]

200

0.31

13.4

SiO2 [177]

66

0.17

0.56

Ni3Sn4 [178]

134

0.33

13.7

(Au,Ni)Sn4 [179, 180]

48

0.33

18.3

(Cu,Ni)6Sn5 [181,
182]

133.8

0.33

19

Ag3Sn [182-184]

78.2

0.347

14.5

6.3 Results and Discussion
6.3.1 IMCs in µ-bumps
For the IMCs identification in the µ-bumps, FIB was used to cut a thin slice from a selected
µ-bump at an area shown in white rectangle in Figure 6-4 (a). The cut represented by the white
rectangle was extended to the top and bottom UBM so that it encompasses the entire solder region
of the IMCs seen at the top and bottom interfaces of the solder with the Cu pillars. This ensures
that the entire structural constituents of the solder joint are acquired for subsequent STEM analysis
assisted by EDS. Figure 6-4 (b) is a representative STEM image of the slice cut from the region
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outlined in white in Figure 6-4 (a). In Figure 6-4 (a) and (b), the points (1-4) are the corresponding
locations for EDS spot scans.

Figure 6-4: (a) A SEM micrograph from a µ-bump showing the location of the FIB STEM slice,
in white rectangle, and the corresponding locations of the EDS scans (1-4) (b) A STEM
micrograph showing the internal structure of the solder joint and the points for the EDS scan
locations (1-4).
Based on quantitative compositional measurements from EDS, point 1 and point 4 were
found to contain 43.2 atm.% Ni and 56.8 atm.% Sn, and 44.93 atm.% Ni and 55.7 atm.% Sn,
respectively. This composition from point 1 and point 4 was found to give very close atomic ratio
to 3:4 that is found in Ni3Sn4. Therefore, Ni3Sn4 was indicated as one of the IMCs that forms in
the µ-bump and is found to be present at the top and bottom interface of the Cu pillar with the
solder joint, as outlined in red outlines in Figure 6-4 (a). Ni3Sn4 is the most energetically stable
reaction product between Ni and Sn [185]. The formation of Ni3Sn4 is dependent on the supply of
Ni from the UBM and Sn from the solder. The morphology of the top and bottom Ni3Sn4 resembles
a continuous layer across the entire interface between Ni/UBM and the later to be identified
(Au,Ni)Sn4. As indicated in Figure 6-4 (b) by red arrows, there appears to be underlying voids
within the bulk of Ni3Sn4 layer and towards (Au,Ni)Sn4 . The existence of these voids is due to the
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volume change associated with Ni3Sn4 formation [186-188]. This is because the reaction between
Ni/UBM and Sn based solder leads to the formation of Ni3Sn4 that is associated with the greatest
theoretical volume shrinkage (-11.4%) [189].
Point 2 and point 3 were found to contain 19.8 atm.% Ni, 9.1 atm.% Au, 71.1 atm.% Sn,
and 21.7 atm.% Ni, 8.8 atm.% Au, 69.5 atm.% Sn, respectively, indication an IMC of Au, Ni, Sn.
It has been shown that during the reflow of Sn-based solders with Au coated Ni UBM, AuSn4 can
form, which further lowers its free energy by dissolving more Ni in its lattice leading to the
formation of the ternary compound (Au,Ni)Sn4 [163] [190]. Therefore, this IMC, seen to have
bright-white contrast and enclosed in yellow outlines in Figure 6-4 (a) was denoted as (Au,Ni)Sn4.
This IMC was found to occupy the region between Ni3Sn4 and the solder matrix and the
morphology of (Au,Ni)Sn4 resembles a mixture between scalloped and spalled shapes. Spalling is
the tendency of the IMC to form precipitates in the bulk of the solder away from the solder-UBM
interface. Spalling occurs due to the mechanical stresses induced in the microstructure by the
varying growth rates of IMCs and the poor wettability of the IMCs to the UBM layer [148].
Therefore, spalling is an unwanted morphological formation of IMCs because it will expose the
underlying layers to the bulk of the solder leading to an increase in the IMCs reaction rates [191,
192].

6.3.2 IMCs in C4-bumps
To identify the IMCs present in a C4 bump, a representative C4 bump is shown in Figure
6-5 (a). A selected location from Figure 6-5 (a), region outlines by a blue square, was zoomed in
and presented in Figure 6-5 (b). Based on the BSE image contrast, two IMCs can be distinguished.
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A scalloped shaped intermetallic was found to form at the top and bottom interfaces of the solder
with UBM, denoted in Figure 6-5 (b) as IMC1, and the particle like IMC that is seen dispersed
randomly across the solder, denoted by IMC2. To identify these IMCs, EDS was utilized.
From Figure 6-5 (b), the quantitative EDS measurement of point (A) corresponded to a
composition of 25.22 atm.% Sn and 74.78 atm.% Ag. This atomic ratio was found to be very close
to the atomic ratio of 3:1 seen in Ag3Sn. Therefore, this particle like IMC2 was identified as Ag3Sn.
This intermetallic is found to be randomly distributed across the solder matrix. It is also observed
from Figure 6-5 (b) that Ag3Sn adopts varying morphology. The presence of this IMCs was
observed in Sn-Ag based solders [163, 193]. The solubility limit of Ag in solid Sn is found to be
below 0.052wt.% at 150°C [193]. Therefore, all excess Ag solute atoms will precipitate as Ag3Sn
particles. Following the reflow process, these Ag3Sn particles are found to be finely sized and
randomly dispersed across the solder matrix. The large number of fine Ag3Sn particle following
the reflow process is advantageous in restraining the deformation of the solder and limiting the
grain recrystallization of β-Sn [194]. However, the Ag3Sn particles have been observed to coarsen
during thermal aging and thermal cycling [35, 195]. Based on Gibbs-Thomson effect [196], the
small Ag3Sn particles have higher free energy stemming from larger Ag concentration inside them.
This sets up a concentration gradient leading to the diffusion of Ag atoms through the Sn matrix
towards the large Ag3Sn particles. This leads to an increased vacancy diffusion leading to the
subsequent dissolution of the small Ag3Sn particles and the growth of the large Ag3Sn particles, a
model known as Ostwald ripening mechanism [162]. Such Ag3Sn particles coarsening leads to
continuous degradation in creep response [194], but enhanced fracture and thermomechanical
fatigue resistance for the solder matrix [197].
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EDS line scan was utilized to identify IMC1 seen in Figure 6-5 (b) at the interface of the
solder with the bottom UBM. The EDS line scan results for the elements Ni, Cu, Sn, and Ag of
Path B is presented in Figure 6-5 (c). Starting from the Ni/UBM, Ni profile is seen at a constant
concentration along the first 6.5 µm of the line-scan before its signal starts to gradually reduce as
the EDS signal is acquired from the Ni/UBM- IMC1 interface. Ni concentration continuous to
drop until it becomes less than 5 atm.% at a distance of 15 µm into the solder matrix. This gradual
decrease in Ni concentration was associated with the gradual increase in the atomic concentrations
of Cu and Sn indicating the existence of a ternary intermetallic compound consisting of Cu, Ni,
and Sn. Therefore, IMC1 is identified to be the ternary intermetallic (Cu,Ni)6Sn5.

Figure 6-5: (a) A C4 micrograph showing the various constituents in the microstructure. (b) A
magnified image from the blue square area in (a) showing the locations for the EDS spot scan at
location A, and the EDS line scan along the path B (c) Line scan profile corresponding to path B
showing the atomic percent concentrations of Ni, Cu, Ag, and Sn along path B. © 2019 IEEE.
(Cu,Ni)6Sn5 is found to be the only interfacial intermetallic that forms at the interface of
the Sn solder matrix and the Ni/UBM interface. This result agrees with literature reports
suggesting that thermodynamic and kinetic constraints caused by Ni are placed on the formation
of other IMCs, such as Cu3Sn [198]. Therefore, (Cu,Ni)6Sn5 is the intermetallic that is observed.
As can be seen from Figure 6-5 (c), there exists a Ni and Cu concentration gradients as the EDS
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signal is acquired from the IMCs layer (7.5 µm < EDS position< 12.5 µm). In fact, Cu and Ni are
frequently detected together along with Sn in IMCs in Sn based solder joints with Ni-UBM on a
Cu pad [198-200]. This is due to the atomic similarities of Cu and Ni, the similarities in crystal
structure, both Cu and Ni are Face Centered Cubic (FCC), and the interdiffusion during soldering
and aging. The IMC layer that forms at the interface of Sn rich solders containing Cu with Ni/UBM
that was found in this study is therefore a concentration gradient layer consisting of (Cu,Ni)6Sn5.

6.3.3. Microstructural Evolution in C4 Bumps and µ-Bumps
6.3.3.1 HTS
Figure 6-6 shows the microstructural evolution for the C4 bumps and µ-bumps during the
entire test time of 2000 hours in HTS. For the C4 bumps, there are no cracks that can be seen
anywhere in any C4 bump at any test time. The morphology of (Cu,Ni)6Sn5 shows increased
spalling as the test progresses to 2000 hours with more and more (Cu,Ni)6Sn5 particulates drifting
away from the solder-UBM interface toward to bulk of the solder. Increased scalloping of
(Cu,Ni)6Sn5 was also reported in other studies [164] and can be seen in these micrographs as well.
No voids can be observed in any of the C4 bumps subjected to HTS up to 2000 hours.
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Figure 6-6: Evolution of the microstructure in the C4 bumps (a-d), and the µ-bumps (e-h) during
the entire test time (500-2000 hours) of HTS test. © 2019 IEEE & © 2018 IEEE.
For µ-bumps, there is no cracking in any of the µ-bumps seen in Figure 6-6 (e-h)
(Au,Ni)Sn4 seems to follow a mixed behavior of scalloping and spalling behavior. As the test
progresses, more scalloping than spalling is observed. Some voids are observed in the µ-bumps in
the bulk of the solder at 2000 hours. Voids can be seen in the vicinity of (Au,Ni)Sn4 , which are
resulted from the volume change associated with the IMCs growth as was discussed earlier [186,
189].

6.3.3.2 TC-LD
Figure 6-7 presents the microstructural evolution of the C4 bumps and µ-bumps as a
function of test time up to 2000 hours under the influence of TC-LD test. For the C4 bumps, similar
to HTS samples, (Cu,Ni)6Sn5 and Ag3Sn IMCs are observed. (Cu,Ni)6Sn5 continues to be observed
at the interface of the solder with the Ni/UBM, whereas Ag3Sn is randomly dispersed across the
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bulk of the solder matrix. There are no cracks that can be seen at any location in any C4 bumps
microstructure despite the thermal cycling nature of this test.
For the µ-bumps, the evolution of the morphology of Ni3Sn4 and (Au,Ni)Sn4 follows the
same trend seen for HTS test. No cracks can be seen in the µ-bump at all the test times. Voids are
observed in the µ-bumps at 2000 hours.

Figure 6-7: Evolution of the µstructure in the C4 bumps (a-d) and the µ-bumps (e-h) during the
entire test time (500-2000 hours) of Thermal cycling with long dwell test. © 2019 IEEE & ©
2018 IEEE.
6.3.3.3 SEQ
Figure 6-8 presents a set of micrographs for C4 bumps and µ-bumps subjected to SEQ
testing up to 2000 hours. For the C4 bumps presented in Figure 6-8 (a-d), a scalloped layer of
(Cu,Ni)6Sn5 is seen at the Ni/UBM- solder interface. There also exists a degree of (Cu,Ni)6Sn5
spalling into the solder, indicated by the presence of (Cu,Ni)6Sn5 particulates in the solder matrix
away from the interface with the Ni/UBM. Ag3Sn particles are found to be dispersed randomly
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across the solder matrix with varying shapes and sizes. No cracks are seen at any location across
the C4 microstructure including the vicinity of interfacial IMCs even at 2000 hours.
For the microstructural evolution of the µ-bump seen in Figure 6-8 (e-h), some voids can
be observed in the bulk of the solder at 2000 hours, Figure 6-8 (h). (Au,Ni)Sn4 in the µ-bumps is
showing more scalloping as the test time progresses to 2000 hours. Intergranular cracks are
observed at the interface of the top Ni3Sn4 with the top (Au,Ni)Sn4 in as early as 1000 hours of test
time, indicated by yellow arrows in Figure 6-8 (f-h). As the test progresses to 1500 and 2000 hours,
these cracks can be clearly seen to originate at the top interface of Ni3Sn4 with (Au,Ni)Sn2 and
preferentially propagate along the grain boundaries of Ni3Sn4. The exact location of the cracks was
at the top interface of Ni3Sn4 and (Au,Ni)Sn4 . Up to 2000 hours of test time, no cracks are seen in
µ-bumps subjected to HTS and TC-LD, whereas cracks continued to be seen at the interface of
Ni3Sn4 with (Au,Ni)Sn4 in µ-bumps subjected to SEQ test. The fact that cracks can be seen in the
µ-bumps tested in the SEQ test in as early as 1000 hours of test time suggests a potential reliability
concern in µ-bumps when subjected to such hybrid test, the SEQ test. The formation of cracks at
the solder-IMCs interfaces was observed in many solder joints fatigue reliability studies focusing
on thermal cycling as a test condition [155] [146] [143]. To understand why cracks may appear, it
is important to mention that the formation of cracks during thermal cycling is due to two main
reasons (1) Different thermomechanical properties exhibited by IMCs lead to stresses upon
temperature changes, and (2) different growth rates of the IMCs. In this study, all cracks are found
to be located at the interface between Ni3Sn4 and (Au,Ni)Sn4 . The SEQ test consisted of 95 hours
of soaking at 150 °C followed by 5 hours of thermal cycling between 125°C and -55°C at two
cycles per hour. A 95 hours of soaking at high temperature of 150 °C will facilitate atomic
116

migrations and allow the different IMCs to grow at different rates [201, 202]. The IMCs will
dominate the majority of the µ-bumps solder volume, and thus, dictate the thermomechanical
response [203]. When the cycling component of the SEQ test is commenced, the differences in the
thermomechanical properties inside the solder joint initiates thermomechanical stresses that lead
to cracks [204]. This suggests that both IMCs formation and cyclic stress conditions were
important for crack formation in µ -bumps subjected to the SEQ test. This cracking behavior due
to such a hybrid testing condition, the SEQ test, was only observed in the µ-bumps, the C4 bumps
did not show signs of cracking during the SEQ test at all test times. This is the first time such
behavior is documented.

Figure 6-8: Evolution of the microstructure in the C4 bumps (a-d) and the µ-bumps (e-h) during
the entire test time (500-2000 hours) of SEQ test. Yellow arrows in ( f-h) indicate locations of
intergranular cracks. © 2019 IEEE & © 2018 IEEE.
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6.4 Simulation Results
6.4.1 In C4-Bumps
Numerical results for the microstructural FEA are presented in Figure 6-9 for a C4 bump
considering only the stresses generated in the portion of the model containing the bulk of the
solder. In Figure 6-10, the stress imposed on Ag3Sn IMC particles is plotted.
For the C4 bump in Figure 6-9, it can be seen that, upon cooling to 25°C from 150°C, on
the substrate side, there is a larger stress distribution at the sides and the lower corners of the bulk
of the solder. Therefore, this simulation result presented in Figure 6-9 come to the agreement with
the previously mentioned reports that thermomechanical stresses are present in solder joint. It also
confirms that the approach of using microstructural simulation was successful in capturing CTE
mismatch induced stresses among the immediate constituents inside a solder joint.

Figure 6-9: An illustration of the Von Mises stress experienced by the solder alloy in the C4
bump.
In Figure 6-10, the Ag3Sn particles were isolated from the numerical model of the C4 bump
and the Von Mises stresses imposed on these particles was plotted. This Von Mises stress contour
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plot illustrates that these Ag3Sn particles are subjected to stresses during testing. Therefore, the
stress plot presented in Figure 6-10 illustrates that stresses can be present on the experimentally
observed Ag3Sn particles. Thus, may have contributed to their coarsening, which agrees with
literature reports [162, 193]. However, the novelty of this microstructure simulation is in the ability
to capture the exact size and distribution of IMCs embedded in the solder which allows for such
stresses representation like the one seen in Figure 6-10, providing a new perspective of stress
simulation on IMCs.

Figure 6-10: The distribution of the Von Mises stresses in the Ag3Sn particles dispersed in the
bulk of the C4 solder.
6.4.2 In µ-Bumps
In Figure 6-11, for a µ-bumps subjected to cooling from 150°C to 25°C, the stresses
generated from running the numerical model are plotted. It can be seen that there exists a stress
concentration at the top edges of the bulk of the solder coincident with the location of the IMCs.
This is the exact location where the first crack was observed from the experimental micrographs
of the µ-bumps seen in Figure 6-8 (f). This proves that the solder-IMC interface is the most
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susceptible location for thermomechanical stresses in the µ-bumps. The larger Cu pad at the top
side of the joint induced larger thermo-mechanical stresses on the top solder-IMC interface due to
its large stiffness and lower compliance compared to the solder [156]. The stress concentration is
also exacerbated by how this corner is an intersection of three materials, Cu, IMC, and the
underfill, leading to CTE mismatch induced stresses that can lead to cracking.

Figure 6-11: An illustration of the Von Mises stress experienced by the solder alloy in the µbump.
The results from Figure 6-11 present, for the first time, how the thermomechanical stresses
in a µ-bump are successfully quantified solely based in their local thermomechanical properties
mismatch using microstructural simulations. This new prospective of stresses quantification
proves that the vicinity of IMCs is a stress concentration region even with the exclusion of the
global stresses induced by the package.

6.5 Reliability Behavior Comparison
To understand why the C4 bumps examined in this study did not show any cracks, hereby
indicating a better SEQ thermal cycling resistance than µ-bumps, despite that both were subjected
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to the same testing condition, one must address a few characteristics that adversely distinguish the
µ-bumps from the C4 bumps.
To start with, the solder volume in a typical µ-bump is smaller compared to that of a C4
bump [205]. As a result, it may entirely be converted to IMCs during thermal aging. There is also
a net volume shrinkage associated with the conversion of the metallic elements to IMCs during
aging [189]. While the volume shrinkage might not be important in C4 bumps, owing to its large
solder volume that retains large degree of ductility even with the presence of IMCs, it will pose
serious reliability concerns in µ-bumps during thermal cycling.
Then, the IMCs to solder ratio is larger in µ-bumps than that in the C4 bumps. Therefore,
the brittleness of the IMCs will dominate the equivalent mechanical response of the µ-bumps
leading to poor thermomechanical resistance and short fatigue life. To prove this, the area fraction
of IMCs to solder from micrographs of µ-bumps and C4 bumps subjected to SEQ test for up 1500
hours were calculated using image analysis software, compared, and plotted in Figure 6-12. Only
interfacial IMCs were considered. As can be seen in Figure 6-12 , the µ-bumps have larger IMCs
area fraction at all test times when compared to the C4 bumps. In SEQ samples subjected to 500,
1000, and 1500 hours, the area fraction of IMC in the µ-bumps are 0.52, 0.559, 0.565. While the
area fraction of IMC in C4 bumps during the same time periods are 0.080, 0.0821, 0.0828. Such a
large difference in the IMC to solder ratio confirms that the overall mechanical properties of the
µ-bumps will be dominated by its thick IMCs [203]. Therefore, this can explain the early
observation of cracks seen in Figure 6-8 (f-h).
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Figure 6-12: A comparison in the IMC to solder area fraction among µ-bumps and C4 bumps
subjected to SEQ test for up to 1500 hours.
Another factor that can enhance the thermomechanical reliability of C4 bumps is its large
solder volume. This may provide better resistance to thermal stresses. Previous reports have
indicated that the size, or the volume of the solder, affects the microstructure, deformation
behavior, and the overall mechanical properties of the solder joint [206-209]. Large solder volume
provides more ductility to the overall C4 structure, thus accommodating thermomechanical
stresses. The large solder volume allows for accommodating stresses by virtue of its ductility. This
ductility is enhanced by the coarsening of Ag3Sn particles, leading to an increase in fatigue life
resistance [197]. To show that the coarsening of Ag3Sn has indeed occurred in the C4 bumps tested
in this study, Ag3Sn particles density was calculated. Figure 6-13 is a plot illustrating the reduction
of the density of Ag3Sn particles as a function of the test time. For all tests, three SEM micrographs
from C4 bumps were used and the number of Ag3Sn particles per area was counted to study the
evolution of Ag3Sn particles density in the solder matrix as a function of test time. The density of
Ag3Sn particles was found to decrease as the test time increased indicating the continuous
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reduction of the number of Ag3Sn particles in the solder matrix due to coarsening. Therefore, all
the test conditions used in this study has promoted the coarsening of Ag3Sn. Nevertheless, the TCLD test is found to be the most accelerative test in reducing the density of Ag3Sn due to the
combined effect of thermal aging and thermal cycling. The decrease in Ag3Sn particle density can
be confirmed from Figure 6-13 by examining the slope of the curve for each test. For TC-LD test,
the slope is -3305 (cm-2.hr-1) which is steeper than -2470 (cm-2.hr-1) and -2389 (cm-2.hr-1) for SEQ
and HTS, respectively. Numerically, the microstructural simulation results for the Von Mises
stress presented in Figure 6-11 confirms that the Ag3Sn particles were subjected to stresses upon
cooling from 150°C to 25°C. Therefore, the results from this study agree with literature reports
that indicate the increased coarsening rate of Ag3Sn particles with thermal cycling induced stresses
[35, 195]. With such a reduction in the Ag3Sn particle density and the absence of cracks or voids
anywhere in the C4- bump structure, the C4 bumps showed a more reliable behavior relative to µbumps subjected to SEQ thermal cycling in this study.

Figure 6-13: The evolution of Ag3Sn particles in the three tests: HTS, SEQ, and TC-LD. © 2019
IEEE.
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Finally, owing to the large diameter of a typical C4 bump compared to that of a typical µbump the effective area for the crack to propagate through in the C4 bumps is larger compared to
that of a µ-bump [146]. Therefore, more energy will be needed to initiate cracks in C4 bumps.
Given that the µ-bumps and the C4 bumps tested in this study were subjected to the same testing
conditions, the energy needed to initiate interfacial cracks was enough to cause cracking in the µbumps, but not enough to cause cracking in C4 bumps.

6.6 Summary
In this chapter, experimental and numerical investigations were carried out in order to
compare the reliability behavior of µ-bumps and C4 bumps subjected to tests that mimic operation
conditions. The experimental tests conducted in this study subjected the µ-bumps and C4 bumps
to the conventional and standardized HTS and TC tests. In addition, a unique SEQ test was devised
and carried out on µ-bumps and C4 bumps which combined the effects of HTS and TC.
Microstructural simulations were carried out on µ-bumps and C4 bumps to show the effect of the
thermomechanical properties mismatch inside the solder joint and its impact on stresses evolution.
This has allowed for capturing the individualized thermomechanical response of the various
structural constituents comprising a typical µ-bumps and a C4 bump, and how that can affect the
stresses in the solder joint.
Two IMCs were identified by EDS to had formed in the µ-bumps: Ni3Sn4 and (Au,Ni)Sn4 .
Ni3Sn4 was found to form as a continues layer at the top and bottom interface with the Cu pillar.
(Au,Ni)Sn4 was found to form at the interface of the solder matrix with Ni3Sn4. µ-bumps showed
the formation of intergranular cracks at the top interface of Ni3Sn4 and (Au,Ni)Sn4 in as early as
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1000 hours of SEQ test time. µ-bumps subjected to HTS and TC did not show any cracks. The
formation of cracks was attributed to the hybrid nature of the SEQ test that allowed IMCs to grow
during its HTS phase, and then experience large thermomechanical stresses during its thermal
cycling phase. The formation of cracks was assisted by certain unavoidable structural aspects that
a typical µ-bump has such as the large IMC to solder ratio, dominance of IMC properties over the
solder properties, and the small solder volume. Microstructural numerical simulations assisted in
proving that stress concentrations were present in the µ-bump due to individual thermomechanical
properties variations among the various constituents in the µ-bump. Voids were observed in the
advanced stages of all the three tests and are formed due to the volume shrinkage associated with
IMCs formation.
IMCs formed in the C4 bumps were identified by EDS as (Cu,Ni)6Sn5 and Ag3Sn.
(Cu,Ni)6Sn5 was found to locate at the interface of the solder with the Ni-UBM. It was found to
spall into the solder matrix in all tests and at all test times. Ag3Sn was found to be dispersed
randomly as particles in the solder matrix. Its density was found to decrease in all test times
indicating particles coarsening. Ag3Sn was found to coarsen at a faster rate in the TC-LD test
compared to the HTS and the SEQ test. The coarsening of Ag3Sn was assisted in the TC-LD by
the thermomechanical stresses generated due to thermal cycling. Microstructural numerical
simulations showed that stresses can be imposed on Ag3Sn during cooling which proves that the
Ag3Sn observed in this study were in fact subjected to stresses during thermal cycling.
Microstructural numerical simulations also showed that stress concentrations can be observed at
the sides and corners of a typical C4 bump. However, not cracks or voids were observed.
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The experimental results from this chapter highlight for the first time how important the
operations conditions are on affecting the reliability behavior of µ-bumps and C4 bumps in 3DICs. This work shows how hybrid test conditions, such as the SEQ test, may bring unfavorable
thermomechanical response from a µ-bump allowing for cracks to form. Numerically, this study
also shows, through microstructural simulations, how each of the individual solder joint
constituents may thermomechanical behave differently compared to others inside the solder joint
during testing leading to stress concentrations at critical locations. Therefore, this work provides a
new prospective into the effect of the testing conditions on reliability behavior of µ-bumps and C4
bumps for modern 3D-ICs.
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CHAPTER 7: CONCLUSIONS
Glass provides many advantages over Si for 2.5D and 3D integration including adjustable
CTE by virtue of compositional modifications, the availability in thin and large sections, high
resistivity, low dielectric constant, low insertion loss, and the relatively low cost. Nevertheless, it
was detailed in the previous chapters how the implementation of glass and the incorporation of
TGVs in glass substrates can still expose the interposer structure to detrimental reliability problems
to jeopardize the performance of the interposer. This work examined the origins of the reliability
problems and laid out a systematic approach to evaluate these issues. Mitigation routes
immediately deployable for TGVs were also identified.
On the reliability of TGVs against interfacial delamination, it was identified that TGVs are
more prone to delamination by the formation of C-cracks during the cooling step in any thermal
treatment. At the via/glass interface, the coupling of the radial tensile stress and the shear stress is
in effect. The combined effect of these two stress components allows for mixed mode (mode I +
mode II) fracture during cooling. The analytical solution was used to reveal the general dependence
of ERR on the via diameter and the square of the CTE mismatch. FEA was then employed to
provide more detailed analysis on the various property and design factors that can affect the ERR
values for interfacial delamination that were beyond the scope of the analytical solution. For
example, FEA showed that the design aspects, such as the pitch distance, the aspect ratio and the
geometry affected the susceptibility to interfacial delamination. As the pitch distance decrease, the
interaction of the radial stresses among the neighboring vias reduces the driving force for
delamination. With respect to the TGVs aspect ratios, thin wafers were found to be more
susceptible to interfacial delamination. Annular vias were found to be less susceptible to interfacial
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delamination than fully filled solid vias, by virtue of the reduced metal content. In addition, the
use of alternative materials for the via and glass was found to be an encouraging route to improve
the interfacial reliability in glass interposers. The smaller the CTE mismatch of the via materials
with the substrate material, the lower the ERR for interfacial delamination. Based on this concept,
W and Ni were found to have better interface reliability with fused silica compared to Cu. EXG
glass was found to have even better interface reliability resistance compared to fused silica with
W or Ni as via materials. Slight variations in the measured values of E, v and CTE are reported in
literature and may raise the question on how the ERR for interfacial delamination will behave in
response to those materials variations. A change of ± 10% in E and v of Cu induced a linear change
in the values of ERR of ±4% and ±5% correspondingly. But a change of ±10% in the value of CTE
of Cu induced a ± 20% change in ERR. This underscores the importance of CTE mismatch on the
susceptibility to interfacial delamination.
On the susceptibility to substrate cracking, the R-crack, a cohesive crack in the glass
substrate, was identified as the main source of reliability concerns during TGVs heating processes.
The analytical expressions for the energy release rate for R-crack shows a direct proportionality of
the energy release rate with the via diameter and with the square of the thermal mismatch strain.
The latter has the largest influence on the values of the energy release rate due to the square
exponent. The susceptibility for the formation of R-cracks was found to depend on the ability of
the stress fields from the vias to couple. Stress fields were found to couple differently depending
on the position of the vias, the pitch distance, and the vias arrangement. For the vias with smaller
pitch, cracks oriented parallel to the nearby vias, 0° R-cracks, experience larger stress intensity
leading to easier cracks growth. On the other hand, cracks oriented diagonally, a 45° R-crack, seal
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upon heating due to the suppression of the stresses responsible for crack opening. This new
perspective of substrate cracking susceptibility that was found to be direction dependent is reported
for the first time in this work for TGVs. Increasing the via pitch reduced the energy release rate of
the 0° crack because it reduces the ability of the stress to intensify. A 45° R-crack experiences
larger energy release rate with increased pitch distance because of the reduced ability of the
compressive radial stresses from surrounding vias to seal the R-crack. The via arrangement was
also found to have an influence on the ability of cracks to open or close because changing the via
arrangement changes how the stresses couple. Two patterns were investigated: a regular TGV
pattern and a zigzag TGV pattern. Diagonal R-cracks, at 45°, are more unfavorable in zigzag
patterns, whereas 0° R-cracks are more detrimental in regular patterns. This dependence of
cracking susceptibility on the via pattern was also a new design aspect discussed TGVs. For the
mitigation against R-cracks, the use of annular via or a substrate-cored via was found to be an
encouraging solution. The tensile tangential stresses responsible for the substrate cracking were
found to be lower in these designs compared to a solid via, leading to lower ERR for crack
formation. For further mitigation, it was found that stresses can be buffered by the use of a stress
buffer layer in the form of a liner of a low strength material surrounding the TGV. The energy
release rates of R-cracks were found to drop by more than 75% when a polymer-based liner layer
is used to surround a Cu via in a fused silica glass substrate subjected to heating. Thus, providing
a mean to reduce the possibility of substrate cracking for thin glass sections with large via
diameters. Other materials were also investigated as potential via and glass material alternatives
for TGVs fabrication. It was identified that the lowest energy release rate was achieved when the
thermal mismatch strain of the via material and the glass substrate material is minimum. Al with
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fused silica glass showed the largest energy release rate, whereas W with EXG showed the lowest
energy release rate. On the effect of E, v, and CTE material properties magnitudes variations and
their effect on ERR for substrate cracking, parametric simulations showed that a change in the
elastic modulus of the Cu TGV by ± 10% resulted in a ±2 % change in the ERR for substrate
cracking. A change in the Poisson’s ratio of the Cu TGV by ± 10% resulted in a ±12 % change in
the ERR for substrate cracking. These changes in the values of the ERR were small relative to the
ERR values resulting from changing the CTE of the Cu TGV. A change in the CTE of Cu by ±
10%. This change resulted in ±20% change in ERR for substrate cracking. This again highlights
the importance of the CTE mismatch in affecting the susceptibility to substrate cracking.
Interfacial delamination and substrate cracking are not the only reliability problems that
can jeopardize the TGV fabrication and operation performance. The protrusion of Cu is also a
major concern that can lead to serious damage in the TGVs and was identified as a major reliability
problem for TGVs. Therefore, assessing the susceptibility to Cu protrusion in TGVs was
important, especially considering different ramp rates. For this purpose, two thermal ramp rates
were used: a fast-thermal testing rate at 15°C/min., and a slow-thermal testing rate at 1°C/min. A
target temperature of 370°C and a dwell time of 1 minute were the same for both tests. Two sets
of samples were used: TGVs with Ti adhesion and adhesion-less TGVs.
For the adhesion-less TGVs, the average overall Cu protrusion from 50 TGVs tested at the
fast-thermal testing rate was found to be 1094 nm. The average overall Cu protrusion from an
equivalent sample tested at the slow- thermal rate was found to be 1886 nm. This variation of the
average protrusion values reflects the effect from varying the ramping rates in engaging different
protrusion mechanisms in the TGVs tested.
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In the slow-thermal testing rate test, grain boundary sliding was indicated by the presence
grain contours and the voids at the three- and four-point grain junctions. Grain boundary diffusion
was indicated by the presence of voids at the grain boundaries. The diffusion assisted interface
sliding was indicated by the accumulation of Cu at the Cu/glass interface. In the absence of
adhesion, this interface was found to represent a physical discontinuity between Cu and glass
allowing for interface diffusion. Plastic deformation by dislocation glide/ climb mechanism was
indicated by the discrete Cu protrusions at the surface of the TGV in response to the stresses
induced by CTE mismatch between Cu and glass. FEA simulations showed that there exists a
stress concentration region near the outer 10 µm of the TGV periphery to drive dislocation
movement. The location of the stress concentration from the simulation was found to be coincident
with the locations of both: the discrete Cu protrusions, and the increased observance of grain
contours. Grain growth was confirmed, with an average grain size of 4.15 µm. Voids were found
to occupy a large portion of the TGV area and their formation contributed to the large protrusion
values. Voids were found to form at the high-angle grain boundaries. The formation of voids at
these locations is consistent with the large degree of atomic misfit that allowed for the grain
boundaries to be vacancies-sink locations in response to diffusion and stress. Most of the grain
boundaries were identified as twin boundaries with a concentration of 51% for Σ3 and 2.1 % Σ9
CSL, respectively.
For the adhesion-less TGVs tested in the fast-thermal rate test, grain contours and voids at
three -and four-point grain junctions were used to identify grain boundary sliding as the dominant
mechanism. The rapid ramping imposed on the TGVs of this test allowed for less extensive
inelastic deformation. Elastic strain relief was achieved by the separation of the Cu from glass at
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the interface with no indications of significant diffusion to be identified. The average grain size
was found to be 2.01 µm indicating limited grain growth compared with TGVs tested in the slowthermal rate test. Only 0.08 area % of the entire TGV area was found to be occupied by voids at
three-and four-point grains junctions. Their formation indicated grain boundary sliding and
represents a stress-relief attempt in response to the large stresses induced by the CTE mismatch.
Twin boundaries were also the dominant among all the grain boundaries with 38% for Σ3, and
2.1% for Σ9 CSL, respectively.
When a Ti adhesion TGV was tested at the slow thermal rate, the average protrusion was
501 nm, which is a 73% reduction comparing to the 1886 nm value of the adhesion-less sample.
The surface of the Ti adhesion via showed localized Cu bumps that are indicative of dislocation
motion, and grain contours that are indictive of grain boundary sliding. KAM and FEA confirmed
an elevated state of stress at the surface of the Ti-adhesion TGVs. This supports that dislocation
motion was active die to the presence of adhesion. From SEM imaging, there was not visible signs
of interfacial diffusion. This is also supported by the fact that a strong adhesion layer prevents
interfacial diffusion. Hence, the adhesion layer played two important roles in reducing the
magnitude of Cu protrusion. First, it acts as a mechanical constraint against the axial translation of
the TGV in response to CTE mismatch strains during thermal treatment. Second, the presence of
an adhesion layer restricts interfacial mass transport that contribute to the Cu protrusion. Both
aspects were proven through numerical simulations and SEM imaging. In addition, Ti adhesion
TGV has larger content of coherent Σ9 compared to adhesion-less TGVs. This indicates that a
lower state of grain boundary energy was not achieved. This difference in electroplating, post-
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plating annealing, and the presence of Ti adhesion all contributed to the different microstructure
between these vias, but the role of the Ti adhesion layer in reducing via protrusion was confirmed.
On the TGV material characterization of chapter 5, and from chapters 2 and 3, it was clear
that the variation of the material properties of the via and the glass materials are of a major
influence on the expected reliability behavior for interfacial delamination and substrate cracking.
Since TGVs are described by large diameters and can have different interface structure than TSVs,
it is important to identify and execute experiments to assess the mechanical properties in the TGV
structure. Nanoindentation was used to obtain the elastic modulus and hardness of Cu and glass,
whereas micro-compression was used to assess the plastic properties of the Cu TGV. For
nanoindentation, measurements were conducted on as received and annealed to 400°C TGVs to
obtain the elastic modulus and the indentation hardness. Due to annealing, a slight drop from 108
GPa to 102 GPa in the median value of the elastic modulus was recorded. Cu crystals exhibit
elastic anisotropy. Therefore, the drop in the elastic modulus is due to the elastic anisotropy of the
large- grained Cu via underwent the annealing process. For the indentation hardness, a drop from
2.45 GPa to 1.43 GPa was recorded in the TGVs in response to annealing. This 41% drop in
hardness is expected because upon annealing, Cu grains will experience grain growth leading to a
reduction in the grain boundary density. The grain boundaries are natural retardants to the
dislocation motion. Therefore, a reduction in the grain boundary density reduces the restrictions
on the dislocation motion allowing for more plasticity and hence a reduction in hardness upon tip
penetration. Mathematically, an increase in the indentation depth means an increase in the
projected area of penetration, A. This latter quantity is inversely proportional to the indentation
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hardness. Therefore, an increase in the indentation depth yields a larger projected area and hence
a lower indentation hardness.
For the plastic properties of the Cu TGV, micro-compression was implemented to extract
the yield stress of electroplated Cu. The sample preparation method involved a novel process to
dissolve glass using 38% HF to expose the free-standing TGVs, and SEM was used to measure
the dimensions of each via prior to the test. Data analysis considered isolating the via deformation
from the deformation of the tip and the substrate allowing for more accuracy. Stress measurement
considered the tapering of the via by empirically averaging the non-uniformity in the stress field.
Six annealed and five unannealed Cu TGVs were examined by micro-compression and the yield
stress was assessed by the proof stress at a residual strain of 0.2%. The average yield stress of the
annealed TGVs tested in this study is found to be 123 MPa. The average yield stress of the
unannealed TGVs is found to be 398 MPa. This is the first time the yield stress of Cu TGVs is
measured experimentally and reported. In addition, FEA was used to reverse calculate the yield
stress of Cu TGVs using the load displacement curves from nanoindentation. The process starts
by assuming a value for the yield stress of Cu and input that in a numerical model for
nanoindentation to produce a numerical load-displacement curve. Once a preliminary matching
between the experiment and numerical nanoindentation curves is achieved, the strain hardening
exponent is varied in the numerical model to achieve the best graphical fit. Following this
approach, the yield stress of the annealed Cu TGVs was estimated to be 200 MPa. The yield stress
of unannealed Cu TGVs was estimated to be 345 MPa. These values are found to be in general
agreement in magnitude and trend with those measured by micro-compression. Such a
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comprehensive analysis to extract the plastic properties of Cu TGVs is important for the
implementation of predictive models and processing optimization.
The other vital component to achieve 2.5D and 3D integration is the solder joints. These
structural components not only maintain electrical continuity, but also hold the entire chips stack
together through the µ-bumps and through the C4-bumps between the chip stack and the substrate.
Modern electronic packages are fabricated in multiple thermal loading steps and may operate in
unusual conditions that involve long term operation at high temperature, thermal cycling, or a
combination of both. Therefore, it was important to study the testing condition effects on the µbumps and the C4 bumps and compare their performance considering testing conditions that are
unusual or near-operation. Experimental and numerical investigations were carried out in order to
compare the reliability behavior of µ-bumps and C4 bumps for this purpose. The experimental
tests conducted in this study subjected the µ-bumps and C4 bumps to HTS and TC tests. In
addition, a unique SEQ test was carried out on µ-bumps and C4 bumps by subjecting the solders
to combined effects of HTS and TC. Microstructural simulations were carried out on µ-bumps and
C4 bumps to highlight the effect of the constituents inside the solder joint and its impact on stress
evolution. This has allowed for capturing the individualized thermomechanical response of the
various structural constituents comprising a typical µ-bumps and a C4 bump, and how that can
affect the stresses in the solder joint.
Two IMCs were identified by EDS to form in the µ-bumps: Ni3Sn4 and (Au,Ni) Sn4. Ni3Sn4
was found to form as a continues layer at the top and bottom interface with the Cu pillar. (Au,Ni)
Sn4 was found to form at the interface of the solder matrix with Ni3Sn4. µ-bumps showed the
formation of intergranular cracks at the top interface of Ni3Sn4 and (Au,Ni) Sn4 in as early as 1000
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hours of SEQ test time. µ-bumps subjected to HTS and TC did not show any cracks. The formation
of cracks was attributed to the hybrid nature of the SEQ test that allowed IMCs to grow during its
HTS phase, then experience large thermomechanical stresses during the cycling phase. The
formation of cracks was assisted by certain unavoidable structural aspects that a typical µ-bump
has such as the large IMC to solder ratio, dominance of IMC properties over the solder properties,
and the small solder volume. Microstructural numerical simulations assisted in proving that stress
concentrations were present in the µ-bump due to individual thermomechanical properties
variations among the various constituents in the µ-bump. Voids were observed in the advanced
stages of all the three tests and are formed due to the volume shrinkage associated with IMCs
formation.
IMCs formed in the C4 bumps were identified by EDS as (Cu,Ni)6Sn5 and Ag3Sn.
(Cu,Ni)6Sn5 was found to be located at the interface of the solder with the Ni-UBM. It is found to
spall into the solder matrix in all tests and at all test times. Ag3Sn was found to be dispersed
randomly as particles in the solder matrix. Its density was found to decrease in all test times
indicating particles coarsening. Ag3Sn was found to coarsen at a faster rate in the TC-LD test
compared to the HTS and the SEQ test. The coarsening of Ag3Sn was assisted in the TC-LD by
the thermomechanical stresses generated due to thermal cycling. Microstructural numerical
simulations showed that stresses can be imposed on Ag3Sn during cooling which proves that the
Ag3Sn particles observed in this study were in fact subjected to stresses during thermal cycling.
Microstructural numerical simulations also showed that stress concentrations can be observed at
the sides and corners of a typical C4 bump. However, no cracks or voids were observed.
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The experimental results from this study emphasized the importance of the operations
conditions on studying the reliability behavior of µ-bumps and C4 bumps in 3D-ICs. This aspect
was not studied before for solder joints in 3D packages. It was showed for the first time that certain
test conditions, such as the SEQ test, may bring unfavorable thermomechanical response from a
µ-bump allowing for cracks to form. Numerically microstructural simulations showed how each
of the individual solder joint constituents may behave thermomechanically different compared to
others inside the solder joint during testing leading to stress concentrations at critical locations.
Therefore, this study provides a new prospective into the effect of the testing conditions on
reliability behavior of µ-bumps and C4 bumps for modern 3D-ICs.
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CHAPTER 8: FUTURE WORK
From the experimental and the numerical work outlined in the previous chapters, few areas
can be identified for future assessment of reliability problems in TGVs and solder joints. On the
susceptibility to interfacial delamination in TGVs by the formation of C-cracks, the numerical
work provided a comprehensive and an unprecedented evaluation of this topic in TGVs. However,
an experimental evaluation maybe designed in order to experimentally assess interface reliability
considering that the sample geometry must resemble the actual TGV geometry for accurate
response determination. Since C-cracks form during cooling, one method to initiate the formation
of a C-crack can be realized by undercooling the TGV structure to sub-zero temperatures with the
ability for in-situ visual examination by optical or electronic microscopy. By virtue of the large
CTE mismatch between Cu and glass, cooling to sub-zero temperatures will allow the Cu TGV to
shrink more than the surrounding glass, and therefore, impose tensile radial stress and shear stress
at the interface to possibly initiate delamination. If delamination occurred in response to this subzero cooling, the dimensions of the delaminated area can be visualized and its dimensions can be
measured by a 3D imaging technique, such as confocal microscopy or X-ray computed
tomography [210]. Then, this area can be compared to the numerical delaminated area to estimate
the energy dissipated upon delamination. Such experimental assessment may prove valuable
especially because various TGV designs, aspect ratios, or pitch distances can be assessed and
compared using this method for susceptibility to interfacial delamination.
On substrate cracking upon heating, an experimental procedure may also be devised to
assess this susceptibility. Before trying to experimentally initiate substrate cracking in the glass
upon heating, it is important to remember that Cu, because of its temperature-dependent yield
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stress, will plastically deform to accommodate the CTE mismatch stresses upon heating. This will
relief the stresses that can lead to glass substrate cracking. Therefore, to initiates experimental
substrate cracking in the glass upon heating, amplified tensile tangential stresses need to be present
early in the heating phase to make glass more prone to cracking. Ho et. al [211] provided a method
for using a cap layer deposited on top of TSV to reduce the overall Cu protrusion. The engineering
concept of this method provides an opportunity for the implementation of a cap layer to initiate
substrate cracking in glass upon heating. By depositing a thin layer of a refractory metal, it is
possible that upon heating, the mechanical confinement imposed by the cap layer on the TGV will
reduce the Cu TGV ability from axially deforming, and more radial deformation may occur. This
in turn will amplify the tensile tangential stresses on the surrounding glass if compared with a TGV
without a cap layer and may lead to substrate cracking. If happened, electron microscopy can be
used to examine and measure the dimensions of the cracked glass for further studies.
On the Cu protrusion in TGVs, the dependence of the Cu protrusion on the thermal ramping
rate was identified in terms of the dominant protrusion mechanism. But it also highlighted the
effect of the Cu microstructure and the presence of voids on how it can affect the extrusion values.
Therefore, future studies on this topic may consider TGVs prepared using different electroplating
chemistries and tested in similar ramping rates. Also, testing TGVs with varying diameters and
pitch distances will provide further insights on the interconnected relationship of the thermal load,
CTE inducted stresses, and the microstructure. Three-dimensional microstructural characterization
will be desirable to determine the spatial distribution of voids and their relationships to grain
boundaries.
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On the characterization of the TGVs material properties, combining nanoindentation and
micro-compression provided a valuable approach for material properties evaluations in TGVs. But
conducting tensile tests for TGVs can be another arena where new perspectives of the material
properties of TGVs can be realized. Micro-tensile test for Cu by depositing a dog-bone shaped thin
film Cu sample was reported [212]. However, a dog-bone shaped sample can still be made using
FIB. Gripping and loading of the FIB fabricated sample can be achieved by using a rigid gripper
mounted on a load cell inside SEM chamber. Work in this field has been reported for single-crystal
Cu samples [213], but never yet for TGVs.
On the reliability of solder joints, it was shown that the µ-bumps are more reliable than C4
bumps under the influence of SEQ test, which has the combined effects from HTS and TC.
Another aspect of the solder joint reliability that should be examined is the integrity of the low-K
stack under thermal cycling effects. This metal-dielectric stack is located under both µ-bumps and
C4 bumps. The interfacial delamination is a common failure mode in these stacked structures
where delamination at the bi-material interfaces occurs. Zhai et al. [165] have shown that failure
rate during thermal cycling reliability can be as dramatic as 90% when the effective elastic
modulus of the low-k material is decreased from 71 to 6 GPa. Such degradation in the thermal
cycling reliability highlights the importance of optimizing the low-k integrity to increase reliability
during thermal cycling. One method to assess the reliability of the low-k stack in µ-bumps and C4
bumps is the bump shear test. This test was reported to be an effective technique to assess the
integrity of the low-k stacked structures [214]. Therefore, it can be the main topic of investigation
for future studies for solder joints.

140

APPENDIX A: MICROCOMPRESSION OF FREE-STANDING
ELECTRPLATED COPPER THROUGH GLASS VIAS

141

142

APPENDIX B: STUDY OF THE LONG TERM RELIBILITY OF 3D
INTEGRATED CICRUIT UNDER NEAR APPLICATION CONDITIONS

143

144

APPENDIX C: LONG TERM RELIBILITY OF SODLER JOINTS IN 3D
ICS UNDER NEAR APPLICATION CONDITIONS

145

146

LIST OF REFERENCES
1.
2.

3.
4.

5.

6.

7.
8.
9.
10.

11.
12.
13.

14.
15.
16.

Executive Summary, in International Roadmap for Devices and Systems. 2018,
International Road Map for Devices and Systems: Online.
Lenihan, T.G., L. Matthew, and E.J. Vardaman. Developments in 2.5D: The role of
silicon interposers. in 2013 IEEE 15th Electronics Packaging Technology Conference
(EPTC 2013). 2013.
Silicon, O. What is 2.5D technology. 2019; Available from: https://www.opensilicon.com/2-5d-technology/.
Ding, Y., et al., Analytical solution on interfacial reliability of 3-D through-silicon-via
(TSV) containing dielectric liner. Microelectronics Reliability, 2014. 54(6): p. 13841391.
Shoery, A., et al. Development of Substrates Featuring Through Glass Vias ( TGV ) for 3
DIC Integration
2012.
Chien, C.-H., et al., Performance and Process Comparison between Glass and Si
Interposer for 3D-IC Integration. International Symposium on Microelectronics, 2013.
2013(1): p. 000618-000624.
Shorey, A.B. and R. Lu. Progress and application of through glass via (TGV) technology.
in 2016 Pan Pacific Microelectronics Symposium (Pan Pacific). 2016.
Ching-Kuan, L., et al. Reliability test for integrated Glass interposer. in 2016
International Conference on Electronics Packaging (ICEP). 2016.
Cho, S., et al. Comparison of thermal performance between glass and silicon interposers.
in 2013 IEEE 63rd Electronic Components and Technology Conference. 2013.
Yoon, J.-W., et al., Microstructural evolution of Sn-rich Au–Sn/Ni flip-chip solder joints
under high temperature storage testing conditions. Scripta Materialia, 2007. 56(8): p.
661-664.
He, M., et al., Interfacial reaction between Sn-rich solders and Ni-based metallization.
Thin Solid Films, 2004. 462-463: p. 387-394.
Ahmed, O., et al., The interfacial reliability of through-glass vias for 2.5D integrated
circuits. 2020: Emerald Publishing Limited.
Ryu, S.-K., et al., Characterization of thermal stresses in through-silicon vias for threedimensional interconnects by bending beam technique. Applied Physics Letters, 2012.
100(4): p. 041901.
Zhang, D., et al. Backside TSV protrusion induced by thermal shock and thermal cycling.
in 2013 IEEE 63rd Electronic Components and Technology Conference. 2013.
Jiang, T., et al., Measurement and analysis of thermal stresses in 3D integrated structures
containing through-silicon-vias. Microelectronics Reliability, 2013. 53(1): p. 53-62.
Ma, Y.-h., et al. Interface toughness characterization in microelectronic packages based
on four point bending test and simulation. in 2010 11th International Conference on
Electronic Packaging Technology & High Density Packaging. 2010.

147

17.

18.

19.

20.

21.

22.

23.
24.
25.
26.

27.

28.
29.
30.

31.
32.
33.

Jung Gyu, S., et al. Study on adhesion properties of low dielectric constant films by stud
pull test and modified edge lift-off test. in Proceedings of the IEEE 2000 International
Interconnect Technology Conference (Cat. No.00EX407). 2000.
Kim, B.R., et al., Adhesion properties of polymethylsilsesquioxane based low dielectric
constant materials by the modified edge lift-off test. Microelectronic Engineering, 2008.
85(1): p. 74-80.
Lau, S.H., et al., Advanced metrology for rapid characterization of the thermal
mechanical properties of low-k dielectric and copper thin films. Journal of Electronic
Materials, 2001. 30(4): p. 299-303.
Lee, S.W.R., et al. 3D stacked flip chip packaging with through silicon vias and copper
plating or conductive adhesive filling. in Proceedings Electronic Components and
Technology, 2005. ECTC '05. 2005.
Lühn, O., et al., Barrier and seed layer coverage in 3D structures with different aspect
ratios using sputtering and ALD processes. Microelectronic Engineering, 2008. 85(10): p.
1947-1951.
Druais, G., et al., High aspect ratio via metallization for 3D integration using CVD TiN
barrier and electrografted Cu seed. Microelectronic Engineering, 2008. 85(10): p. 19571961.
Heryanto, A., et al., Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer
Fabrication. Journal of Electronic Materials, 2012. 41(9): p. 2533-2542.
El Haddad, M.H., et al., J integral applications for short fatigue cracks at notches.
International Journal of Fracture, 1980. 16(1): p. 15-30.
Wilson, W.K. and I.W. Yu, The use of the J-integral in thermal stress crack problems.
International Journal of Fracture, 1979. 15(4): p. 377-387.
Courtin, S., et al., Advantages of the J-integral approach for calculating stress intensity
factors when using the commercial finite element software ABAQUS. Engineering
Fracture Mechanics, 2005. 72(14): p. 2174-2185.
Ryu, S., et al., Impact of Near-Surface Thermal Stresses on Interfacial Reliability of
Through-Silicon Vias for 3-D Interconnects. IEEE Transactions on Device and Materials
Reliability, 2011. 11(1): p. 35-43.
Siewert, T., et al., Database for Solder Properties with Emphasis on New Lead-free
Solders, N.I.o.S.a. Technology and C.S.o. Mines, Editors. 2002.
Corning HPFS Technical Data Sheet, C. Incorporated, Editor. 2014.
EAGLE XG® Slim Glass Product Information Sheet, in Corning Display Technologies /
EAGLE XG® Slim / Product Information Sheet / August 2013, C. Incorporated, Editor.
2013.
Raj, P.M., et al., Interconnect Structures And Methods Of Making The Same. 2015,
Georgia Tech Research Corporation: USA.
Lu, T.C., et al., Matrix cracking in intermetallic composites caused by thermal expansion
mismatch. Acta Metallurgica et Materialia, 1991. 39(8): p. 1883-1890.
Ryu, S., et al., Effect of Thermal Stresses on Carrier Mobility and Keep-Out Zone
Around Through-Silicon Vias for 3-D Integration. IEEE Transactions on Device and
Materials Reliability, 2012. 12(2): p. 255-262.
148

34.

Thompson, S.E., et al., Uniaxial-process-induced strained-Si: extending the CMOS
roadmap. IEEE Transactions on Electron Devices, 2006. 53(5): p. 1010-1020.
35.
Xi, L., et al. Failure mechanisms and optimum design for electroplated copper ThroughSilicon Vias (TSV). in 2009 59th Electronic Components and Technology Conference.
2009.
36.
Selvanayagam, C.S., et al. Nonlinear thermal stress/strain analyses of copper filled TSV
(through silicon via) and their flip-chip microbumps. in 2008 58th Electronic
Components and Technology Conference. 2008.
37.
Ranganathan, N., et al., A study of thermo-mechanical stress and its impact on throughsilicon vias. Journal of Micromechanics and Microengineering, 2008. 18(7): p. 075018.
38.
Lu, K.H., et al. Thermal stress induced delamination of through silicon vias in 3-D
interconnects. in 2010 Proceedings 60th Electronic Components and Technology
Conference (ECTC). 2010.
39.
Che, F.X., et al., Study on Cu Protrusion of Through-Silicon Via. IEEE Transactions on
Components, Packaging and Manufacturing Technology, 2013. 3(5): p. 732-739.
40.
Jing, X., et al. Effect of thermal annealing on TSV Cu protrusion and local stress. in 2014
IEEE 64th Electronic Components and Technology Conference (ECTC). 2014.
41.
Saettler, P., et al. Thermo-mechanical characterization and modeling of TSV annealing
behavior. in 2012 13th International Thermal, Mechanical and Multi-Physics Simulation
and Experiments in Microelectronics and Microsystems. 2012.
42.
Bennett, S.J., The thermal expansion of copper between 300 and 700K. Journal of
Physics D: Applied Physics, 1978. 11(5): p. 777-780.
43.
Chen, S., et al., Protrusion of electroplated copper filled in through silicon vias during
annealing process. Microelectronics Reliability, 2016. 63: p. 183-193.
44.
Ahmed, O., et al., The effect of materials and design on the reliability of through-glass
vias for 2.5 D integrated circuits: a numerical study. Vol. Vol. ahead-of-print No. aheadof-print. 2020: Emerald Publishing Limited.
45.
Wei, T., et al. Performance and reliability study of TGV interposer in 3D integration. in
2014 IEEE 16th Electronics Packaging Technology Conference (EPTC). 2014.
46.
McCann, S.R., et al. Study of cracking of thin glass interposers intended for
microelectronic packaging substrates. in 2015 IEEE 65th Electronic Components and
Technology Conference (ECTC). 2015.
47.
Lu, K.H., et al. Thermo-mechanical reliability of 3-D ICs containing through silicon vias.
in 2009 59th Electronic Components and Technology Conference. 2009.
48.
Majeed, B., et al. Parylene N as a dielectric material for through silicon vias. in 2008 58th
Electronic Components and Technology Conference. 2008.
49.
Tezcan, D.S., et al. Scalable Through Silicon Via with polymer deep trench isolation for
3D wafer level packaging. in 2009 59th Electronic Components and Technology
Conference. 2009.
50.
Feng, W., et al., Fabrication and stress analysis of annular-trench-isolated TSV.
Microelectronics Reliability, 2016. 63: p. 142-147.
51.
Sukumaran, V., Through-package-via hole formation, metallization and characterization
for ultra-thin 3D glass interposer packages, in
School of Electrical and Computer Engineering 2014, Georgia Institute of Technology. p. 197.
149

52.

53.

54.

55.
56.
57.

58.
59.
60.

61.

62.

63.
64.

65.
66.

67.

Qin, X., et al., Finite Element Analysis and Experiment Validation of Highly Reliable
Silicon and Glass Interposers-to-Printed Wiring Board SMT Interconnections. IEEE
Transactions on Components, Packaging and Manufacturing Technology, 2014. 4(5): p.
796-806.
Qin, X., et al. Highly-reliable silicon and glass interposers-to-printed wiring board SMT
interconnections: Modeling, design, fabrication and reliability. in 2012 IEEE 62nd
Electronic Components and Technology Conference. 2012.
Ryu, S.-K., et al., Micro-Raman spectroscopy and analysis of near-surface stresses in
silicon around through-silicon vias for three-dimensional interconnects. Journal of
Applied Physics, 2012. 111(6): p. 063513.
Okoro, C., et al., Elimination Of The Axial Deformation Problem Of Cu‐TSV In 3D
Integration. AIP Conference Proceedings, 2010. 1300(1): p. 214-220.
Tsai, T.C., et al., CMP process development for the via-middle 3D TSV applications at
28nm technology node. Microelectronic Engineering, 2012. 92: p. 29-33.
Cheng, E.J. and Y.L. Shen, Thermal expansion behavior of through-silicon-via structures
in three-dimensional microelectronic packaging. Microelectronics Reliability, 2012.
52(3): p. 534-540.
Jing, X., et al., Effect of thermal annealing on TSV Cu protrusion and local stress.
Proceedings - Electronic Components and Technology Conference, 2014: p. 1116-1121.
Heryanto, A., et al., Effect of Copper TSV Annealing on Via Protrusion for TSV Wafer
Fabrication. Journal of Electronic Materials, 2012. 41.
Okoro, C., et al., Influence of annealing conditions on the mechanical and microstructural
behavior of electroplated Cu-TSV. Journal of Micromechanics and Microengineering,
2010. 20(4): p. 045032.
Ji, L., et al. Effect of annealing after copper plating on the pumping behavior of through
silicon vias. in 2014 15th International Conference on Electronic Packaging Technology.
2014.
Jae, S., M. Thorum, and J. Richardson. Thermo-mechanical behavior of copper TSV and
the effect of alternative metal liners. in 2016 IEEE International Interconnect Technology
Conference / Advanced Metallization Conference (IITC/AMC). 2016.
Song, M., et al., Study on copper protrusion of through-silicon via in a 3-D integrated
circuit. Materials Science and Engineering: A, 2019. 755: p. 66-74.
Kong, L., et al., 3D-interconnect: Visualization of extrusion and voids induced in copperfilled through-silicon vias (TSVs) at various temperatures using X-ray microscopy.
Microelectronic Engineering, 2012. 92: p. 24-28.
Wu, C., et al., Effect of Cu grain boundary sliding on TSV extrusion. Proceedings Electronic Components and Technology Conference, 2015. 2015: p. 661-665.
Kempshall, B., et al., Ion channeling effects on the focused ion beam milling of Cu.
Journal of Vacuum Science & Technology B: Microelectronics and Nanometer
Structures, 2001. 19.
Corning, EAGLE XG® Slim Glass Product Information Sheet, in Corning Display
Technologies / EAGLE XG® Slim / Product Information Sheet / August 2013, C.
Incorporated, Editor. 2013.
150

68.

69.
70.
71.

72.
73.
74.
75.

76.

77.
78.

79.
80.

81.

82.
83.
84.
85.

Ahmed, O., et al., Micro-Compression of Freestanding Electroplated Copper ThroughGlass Vias. IEEE Transactions on Device and Materials Reliability, 2020. 20(1): p. 199203.
Messemaeker, J.D., et al. Correlation between Cu microstructure and TSV Cu pumping.
in 2014 IEEE 64th Electronic Components and Technology Conference (ECTC). 2014.
Messemaeker, J.D., et al., Statistical Distribution of Through-Silicon via Cu Pumping.
IEEE Transactions on Device and Materials Reliability, 2017. 17(3): p. 549-559.
Jalilvand, G., et al., The effective control of Cu through-silicon via extrusion for threedimensional integrated circuits by a metallic cap layer. Scripta Materialia, 2019. 164: p.
101-104.
Yang, H., et al., Heating Rate Dependence of the Mechanisms of Copper Pumping in
Through-Silicon Vias. Journal of Electronic Materials, 2019. 48(1): p. 159-169.
Marro, J., et al., Defect and microstructural evolution in thermally cycled Cu throughsilicon vias. Microelectronics Reliability, 2014. 54(11): p. 2586-2593.
Lee, H.-J., et al., Characterization of the crystallographic microstructure of the stressinduced void in Cu interconnects. Applied Physics Letters, 2008. 92(14): p. 141917.
Shin, H.-A.S., et al., Microstructure Evolution and Defect Formation in Cu ThroughSilicon Vias (TSVs) During Thermal Annealing. Journal of Electronic Materials, 2012.
41(4): p. 712-719.
Kong, L.W., et al., Applying x-ray microscopy and finite element modeling to identify
the mechanism of stress-assisted void growth in through-silicon vias. Journal of Applied
Physics, 2011. 110(5): p. 053502.
Zhao, X., et al., Mechanism of the Local Cu Protrusion in Cu-Filled Through Silicon
Vias Under Heat Treatment. Journal of Electronic Materials, 2019. 48(1): p. 152-158.
Crossman, F.W. and M.F. Ashby, The non-uniform flow of polycrystals by grainboundary sliding accommodated by power-law creep. Acta Metallurgica, 1975. 23(4): p.
425-440.
Bufford, D.C., et al., Synthesis and microstructure of electrodeposited and sputtered
nanotwinned face-centered-cubic metals. MRS Bulletin, 2016. 41(4): p. 286-291.
Song, M., et al., Characterization of local strain/stress in copper through-silicon via
structures using synchrotron x-ray microdiffraction, electron backscattered diffraction
and nonlinear thermomechanical model. Journal of Micromechanics and
Microengineering, 2015. 25.
An, T., et al., The effect of the diffusion creep behavior on the TSV-Cu protrusion
morphology during annealing. Journal of Materials Science: Materials in Electronics,
2018. 29(19): p. 16305-16316.
Porter, D.A. and K.E. Easterling, Phase transformations in metals and alloys. 2nd ed. ed.
2004: CRC Press.
Page, R. and J.R. Weertman, HVEM observations of grain boundary voids in high purity
copper. Acta Metallurgica, 1981. 29(3): p. 527-535.
Randle, V., P. Davies, and B. Hulm, Grain-boundary plane reorientation in copper.
Philosophical Magazine A, 1999. 79(2): p. 305-316.
Fullman, R.L. and J.C. Fisher, Formation of Annealing Twins During Grain Growth.
Journal of Applied Physics, 1951. 22(11): p. 1350-1355.
151

86.
87.
88.

89.
90.
91.

92.

93.

94.
95.
96.
97.

98.

99.

100.

101.
102.

Schlegel, S.M., S. Hopkins, and M. Frary, Effect of grain boundary engineering on
microstructural stability during annealing. Scripta Materialia, 2009. 61(1): p. 88-91.
Lu, K., et al., Thermo-Mechanical Reliability of 3-D ICs containing Through Silicon
Vias. 2009. 630-634.
Spinella, L., et al. Effect of scaling copper through-silicon vias on stress and reliability
for 3D interconnects. in 2016 IEEE International Interconnect Technology Conference /
Advanced Metallization Conference (IITC/AMC). 2016.
Shenoy, R.V., et al., INCORPORATION OF PASSIVES AND FINE PITCH
THROUGH VIA FOR PACKAGE ON PACKAGE, U.S. Patent, Editor. 2018. p. 27.
Sueoka, K., et al. TSV diagnostics by X-ray microscopy. in 2011 IEEE 13th Electronics
Packaging Technology Conference. 2011.
Mercha, A., et al. Comprehensive analysis of the impact of single and arrays of through
silicon vias induced stress on high-k / metal gate CMOS performance. in 2010
International Electron Devices Meeting. 2010.
Liang, S., et al. Three-Dimensional Simulation of Effects of Microstructure Evolution
and Interfacial Delamination on Cu Protrusion in Copper Filled Through Silicon Vias by
Combined Monte Carlo and Finite Element Methods. in 2018 IEEE 68th Electronic
Components and Technology Conference (ECTC). 2018.
Okoro, C., et al., Experimental measurement of the effect of copper through-silicon via
diameter on stress buildup using synchrotron-based X-ray source. Journal of Materials
Science, 2015. 50.
Ahmed, O., et al., The interfacial reliability of through-glass vias for 2.5D integrated
circuits.
Hozawa, K. and J. Yugami, Copper Diffusion Behavior in SiO2/Si Structure During
400°C Annealing. Japanese Journal of Applied Physics, 2004. 43(1): p. 1-8.
Tokuda, N., et al., Leakage Current Distribution of Cu-Contaminated Thin SiO2.
Japanese Journal of Applied Physics, 2003. 42(Part 2, No. 2B): p. L160-L162.
Pradeep, D., et al., Mechanical and microstructural characterization of high aspect ratio
through-wafer electroplated copper interconnects. Journal of Micromechanics and
Microengineering, 2007. 17(9): p. 1749.
Wang, H., et al. Study of mechanical properties of Cu through-silicon-vias (TSV)
specimen using electrodeposition bath. in 2013 3rd IEEE CPMT Symposium Japan.
2013.
Yaqin, S., et al. Thermal annealing effects on copper microstructure in Through-SiliconVias. in 2016 15th IEEE Intersociety Conference on Thermal and Thermomechanical
Phenomena in Electronic Systems (ITherm). 2016.
Oliver, W.C. and G.M. Pharr, An improved technique for determining hardness and
elastic modulus using load and displacement sensing indentation experiments. Journal of
Materials Research, 2011. 7(6): p. 1564-1583.
Li, X. and B. Bhushan, A review of nanoindentation continuous stiffness measurement
technique and its applications. Materials Characterization, 2002. 48(1): p. 11-36.
Wu, W., et al., Experimental and Numerical Investigation of Mechanical Properties of
Electroplating Copper Filled in Through Silicon Vias. IEEE Transactions on
Components, Packaging and Manufacturing Technology, 2016. 6(1): p. 23-30.
152

103.
104.

105.

106.

107.

108.

109.
110.

111.
112.
113.

114.
115.
116.

117.
118.

Dao, M., et al., Computational modeling of the forward and reverse problems in
instrumented sharp indentation. Acta Materialia, 2001. 49(19): p. 3899-3918.
Karimzadeh, A., M.R. Ayatollahi, and M. Alizadeh, Finite element simulation of nanoindentation experiment on aluminum 1100. Computational Materials Science, 2014. 81:
p. 595-600.
Knapp, J.A., et al., Finite-element modeling of nanoindentation for determining the
mechanical properties of implanted layers and thin films. Nuclear Instruments and
Methods in Physics Research Section B: Beam Interactions with Materials and Atoms,
1997. 127-128: p. 935-939.
Barbary, M.E., et al. On the Uniqueness and Sensitivity of Nanoindentation Testing for
Determining Elastic and Plastic Material Properties of Electroplating Copper Filled in
Through-Silicon-Via (TSV). in 2018 IEEE 68th Electronic Components and Technology
Conference (ECTC). 2018.
Moore, S.W., M.T. Manzari, and Y.-L. Shen, Nanoindentation in elastoplastic materials:
insights from numerical simulations. International Journal of Smart and Nano Materials,
2010. 1(2): p. 95-114.
Chukwudi, O., et al., Influence of annealing conditions on the mechanical and
microstructural behavior of electroplated Cu-TSV. Journal of Micromechanics and
Microengineering, 2010. 20(4): p. 045032.
Zhang, H., et al., The design of accurate micro-compression experiments. Scripta
Materialia, 2006. 54(2): p. 181-186.
Fei, H., et al., Evaluation of Micro-Pillar Compression Tests for Accurate Determination
of Elastic-Plastic Constitutive Relations. Journal of Applied Mechanics, 2012. 79(6): p.
061011-061011-9.
Kiener, D., C. Motz, and G. Dehm, Micro-compression testing: A critical discussion of
experimental constraints. Materials Science and Engineering: A, 2009. 505(1): p. 79-87.
Jiang, L. and N. Chawla, Mechanical properties of Cu6Sn5 intermetallic by micropillar
compression testing. Scripta Materialia, 2010. 63(5): p. 480-483.
Hirouchi, T. and Y. Shibutani, Mechanical Responses of Copper Bicrystalline Micro
Pillars with &Sigma;3 Coherent Twin Boundaries by Uniaxial Compression Tests.
MATERIALS TRANSACTIONS, 2014. 55(1): p. 52-57.
Uchic, M.D., P.A. Shade, and D.M. Dimiduk, Micro-compression testing of fcc metals: A
selected overview of experiments and simulations. JOM, 2009. 61(3): p. 36-41.
Singh, D.R.P., et al., Micropillar compression of Al/SiC nanolaminates. Acta Materialia,
2010. 58(20): p. 6628-6636.
Oliver, W.C. and G.M. Pharr, An improved technique for determining hardness and
elastic modulus using load and displacement sensing indentation experiments. Journal of
Materials Research, 1992. 7(6): p. 1564-1583.
Saraswati, T., et al., Cyclic loading as an extended nanoindentation technique. Materials
Science and Engineering: A, 2006. 423(1): p. 14-18.
Okoro, C., et al., Influence of annealing conditions on the mechanical and microstructural
behavior of electroplated Cu-TSV. Journal of Micromechanics and Microengineering,
2010. 20: p. 045032.
153

119.
120.
121.
122.

123.
124.
125.
126.
127.
128.
129.

130.

131.
132.
133.
134.
135.
136.

137.
138.

Shorey, A., et al. Advancements in fabrication of glass interposers. in 2014 IEEE 64th
Electronic Components and Technology Conference (ECTC). 2014.
Nagoshi, T., et al., Mechanical behavior of a microsized pillar fabricated from ultrafinegrained ferrite evaluated by a microcompression test. Acta Materialia, 2014. 73: p. 12-18.
Lee, C.J., J.C. Huang, and T.G. Nieh, Sample size effect and microcompression of
Mg65Cu25Gd10 metallic glass. Applied Physics Letters, 2007. 91(16): p. 161913.
Hütsch, J. and E.T. Lilleodden, The influence of focused-ion beam preparation technique
on microcompression investigations: Lathe vs. annular milling. Scripta Materialia, 2014.
77: p. 49-51.
Knotter, D.M., Etching Mechanism of Vitreous Silicon Dioxide in HF-Based Solutions.
Journal of the American Chemical Society, 2000. 122(18): p. 4345-4351.
Hanestad, R., et al., Stiction-free release etch with anhydrous HF/water vapor processes.
Vol. 4557. 2001.
whitaker, G.C., Corrosion of Metals in Fluorine and Hydrofluoric Acid. Corrosion, 1950.
6(9): p. 283-285.
McKenzie, T., Thin film resistance to hydrofluoric acid etch with applications in
monolithic microelectronic/MEMS integration. 2019.
Frick, C.P., et al., Size effect on strength and strain hardening of small-scale [111] nickel
compression pillars. Materials Science and Engineering: A, 2008. 489(1): p. 319-329.
Volkert, C.A. and E.T. Lilleodden, Size effects in the deformation of sub-micron Au
columns. Philosophical Magazine, 2006. 86(33-35): p. 5567-5579.
Basavalingappa, A., M.Y. Shen, and J.R. Lloyd. Effect of texture and elastic anisotropy
of copper microstructure on reliability. in 2016 IEEE International Integrated Reliability
Workshop (IIRW). 2016.
Kumon, R.E. and D.C. Hurley, Effects of residual stress on the thin-film elastic moduli
calculated from surface acoustic wave spectroscopy experiments. Thin Solid Films, 2005.
484(1): p. 251-256.
Xiang, Y., X. Chen, and J. Vlassak, The Mechanical Properties of Electroplated Cu Thin
Films Measured by means of the Bulge Test Technique. MRS Proceedings, 2001. 695.
Li, M. and S.J. Zinkle, Physical and Mechanical Properties of Copper and Copper Alloys.
2012: Netherlands.
Xiang, Y., T.Y. Tsui, and J.J. Vlassak, The mechanical properties of freestanding
electroplated Cu thin films. Journal of Materials Research, 2006. 21(6): p. 1607-1618.
Zhang, S., et al., Mechanical Properties of Copper Thin Films Used in Electronic
Devices. Procedia Engineering, 2011. 10: p. 1497-1502.
Gu, T., et al., Micro-Compression Testing of TSV Copper Pillar: An In Situ Method and
Mechanical Property. Advanced Materials Research, 2013. 663: p. 352-356.
Okoro, C., et al. Extraction of the Appropriate Material Property for Realistic Modeling
of Through-Silicon-Vias using μ-Raman Spectroscopy. in 2008 International Interconnect
Technology Conference. 2008.
Lichinchi, M., et al., Simulation of Berkovich nanoindentation experiments on thin films
using finite element method. Thin Solid Films, 1998. 312(1): p. 240-248.
Ramberg, W. and W.R. Osgood. Description of stress-strain curves by three parameters.
1943.
154

139.

140.
141.

142.

143.

144.
145.

146.

147.

148.

149.

150.
151.

152.

153.

Patwardhan, P.S., R.A. Nalavde, and D. Kujawski, An Estimation of Ramberg-Osgood
Constants for Materials with and without Luder’s Strain Using Yield and Ultimate
Strengths. Procedia Structural Integrity, 2019. 17: p. 750-757.
Zhu, L.-n., et al., Effect of residual stress on the nanoindentation response of (100)
copper single crystal. Materials Chemistry and Physics, 2012. 136(2): p. 561-565.
Ahmed, O., et al. Study of the Long Term Reliability of 3D IC under Near-Application
Conditions. in 2018 IEEE 68th Electronic Components and Technology Conference
(ECTC). 2018.
Ahmed, O., et al. Long-Term Reliability of Solder Joints in 3D ICs Under NearApplication Conditions. in 2019 IEEE 69th Electronic Components and Technology
Conference (ECTC). 2019.
Yoon, J.-W., et al., Mechanical reliability of Sn-rich Au–Sn/Ni flip chip solder joints
fabricated by sequential electroplating method. Microelectronics Reliability, 2008.
48(11): p. 1857-1863.
Morando, C., et al., Thermal properties of Sn-based solder alloys. Journal of Materials
Science: Materials in Electronics, 2014. 25(8): p. 3440-3447.
Shalaby, R.M., Effect of silver and indium addition on mechanical properties and
indentation creep behavior of rapidly solidified Bi–Sn based lead-free solder alloys.
Materials Science and Engineering: A, 2013. 560: p. 86-95.
Arfaei, B., et al. Failure mechanism and microstructural evolution of Pb-free solder alloys
in thermal cycling tests: Effect of solder composition and Sn grain morphology. in 2015
IEEE 65th Electronic Components and Technology Conference (ECTC). 2015.
Alam, M.O., Y.C. Chan, and K.N. Tu, Effect of 0.5 wt % Cu in Sn−3.5%Ag Solder on
the Interfacial Reaction with Au/Ni Metallization. Chemistry of Materials, 2003. 15(23):
p. 4340-4342.
Sun, P., et al., High temperature aging study of intermetallic compound formation of Sn–
3.5Ag and Sn–4.0Ag–0.5Cu solders on electroless Ni(P) metallization. Journal of Alloys
and Compounds, 2006. 425(1): p. 191-199.
Kumar, A., et al., Effect of Ni–P thickness on solid-state interfacial reactions between
Sn–3.5Ag solder and electroless Ni–P metallization on Cu substrate. Thin Solid Films,
2006. 504(1): p. 410-415.
Mita, M., et al., Effect of Ni on reactive diffusion between Au and Sn at solid-state
temperatures. Materials Science and Engineering: B, 2006. 126(1): p. 37-43.
Wu, K., et al., Reliability Assessment of Packaging Solder Joints Under Different
Thermal Cycle Loading Rates. IEEE Transactions on Device and Materials Reliability,
2015. 15(3): p. 437-442.
Ratchev, P., B. Vandevelde, and I.D. Wolf, Reliability and failure analysis of Sn-Ag-Cu
solder interconnections for PSGA packages on Ni/Au surface finish. IEEE Transactions
on Device and Materials Reliability, 2004. 4(1): p. 5-10.
Hung, T.-Y., et al., Investigation of solder crack behavior and fatigue life of the power
module on different thermal cycling period. Microelectronic Engineering, 2013. 107: p.
125–129.

155

154.

155.

156.

157.
158.
159.

160.
161.
162.
163.

164.

165.
166.
167.
168.

169.

170.

Wang, Y., et al. Kinetic study of intermetallic growth and its reliability implications in
Pb-free Sn-based microbumps in 3D integration. in 2013 IEEE 63rd Electronic
Components and Technology Conference. 2013.
Che, F.X. and J.H.L. Pang, Characterization of IMC layer and its effect on
thermomechanical fatigue life of Sn–3.8Ag–0.7Cu solder joints. Journal of Alloys and
Compounds, 2012. 541: p. 6-13.
Zhang, H., et al. An effective method for full solder intermetallic compound formation
and Kirkendall void control in Sn-base solder micro-joints. in 2015 IEEE 65th Electronic
Components and Technology Conference (ECTC). 2015.
Lee, K., et al., Effects of the crystallographic orientation of Sn on the electromigration of
Cu/Sn–Ag–Cu/Cu ball joints. Journal of Materials Research, 2011. 26(3): p. 467-474.
Lu, M., et al., Effect of Sn grain orientation on electromigration degradation mechanism
in high Sn-based Pb-free solders. Applied Physics Letters, 2008. 92: p. 211909-211909.
Lee, Y.-H. and H.-T. Lee, Shear strength and interfacial microstructure of Sn–Ag–
xNi/Cu single shear lap solder joints. Materials Science and Engineering: A, 2007.
444(1): p. 75-83.
Chromik, R.R., et al., Mechanical Properties of Intermetallic Compounds in the Au–Sn
System. Journal of Materials Research, 2005. 20(8): p. 2161-2172.
Li, C.C., et al. Volume shrinkage induced by interfacial reactions in micro joints. in 2013
IEEE International Symposium on Advanced Packaging Materials. 2013.
Dutta, I., P. Kumar, and G. Subbarayan, Microstructural coarsening in Sn-Ag-based
solders and its effects on mechanical properties. JOM, 2009. 61(6): p. 29-38.
Laurila, T., V. Vuorinen, and J.K. Kivilahti, Interfacial reactions between lead-free
solders and common base materials. Materials Science and Engineering: R: Reports,
2005. 49(1): p. 1-60.
Lee, C.-B., et al., Intermetallic compound layer formation between Sn–3.5 mass %Ag
BGA solder ball and (Cu, immersion Au/electroless Ni–P/Cu) substrate. Journal of
Materials Science: Materials in Electronics, 2003. 14(8): p. 487-493.
Zhai, C.J., et al., Investigation of Cu/Low-k film delamination in flip chip packages. Vol.
2006. 2006. 9 pp.
Benabou, L., et al., Continuum Damage Approach for Fatigue Life Prediction of
Viscoplastic Solder Joints. Journal of Mechanics, 2015. 31(5): p. 525-531.
Li, X. and Z. Wang, Thermo-fatigue life evaluation of SnAgCu solder joints in flip chip
assemblies. Journal of Materials Processing Technology, 2007. 183(1): p. 6-12.
Che, F.X., et al. The study of thermo-mechanical reliability for multi-layer stacked chip
module with through-silicon-via (TSV). in 2010 12th Electronics Packaging Technology
Conference. 2010.
Zhang, R., et al. Thermomechanical reliability analysis and optimization for MEMS
packages with AuSn solder. in 2012 International Conference on Quality, Reliability,
Risk, Maintenance, and Safety Engineering. 2012.
Ming-Che, H. and Y. Chih-Kuang. Thermo-mechanical simulations for 4-layer stacked
IC packages. in EuroSimE 2008 - International Conference on Thermal, Mechanical and
Multi-Physics Simulation and Experiments in Microelectronics and Micro-Systems.
2008.
156

Langer, S., A. Reid, and G. Doğan. OOF: Finite Element Analysis of Microstructures.
2019; Available from: https://www.ctcms.nist.gov/oof/.
172. Reid, A.C.E., et al., Modelling microstructures with OOF2. International Journal of
Materials and Product Technology, 2009. 35: p. 361-373.
173. Sharma, N., S. Pandit, and R. Vaish, Microstructural Modeling of Ni- A l 2 O 3
Composites Using Object-Oriented Finite-Element Method. ISRN Ceramics, 2012. 2012.
174. Kalyan, T.S., et al., Simulation of springback and microstructural analysis of dual phase
steels. AIP Conference Proceedings, 2013. 1567(1): p. 713-716.
175. Siewert, T., et al., Properties of Lead-Free Solders in Database for Solder Properties with
Emphasis on New Lead-free
Solders 2002, National Institute of Standards and Technology & Colorado School of Mines
176. Amin, N., et al., Comparative Study of Different Underfill Material on Flip Chip Ceramic
Ball Grid Array Based on Accelerated Thermal Cycling. American Journal of
Engineering and Applied Sciences, 2010. 3.
177. El-Kareh, B. and L.N. Hutter, Fundamentals of Semiconductor Processing Technology.
1995: Springer US. XIII, 602.
178. Cheng, H., et al., Role of Plastic Behaviors of Ni3Sn4 Intermetallic Compound on Solder
Joint Reliability. IEEE Transactions on Device and Materials Reliability, 2018. 18(1): p.
18-26.
179. Chromik, R., et al., Mechanical Properties of Intermetallic Compounds in the Au–Sn
System. Journal of Materials Research - J MATER RES, 2005. 20: p. 2161-2172.
180. Pitely, S., et al., Linear coefficients of thermal expansion of Au0.5Ni0.5Sn4,
Au0.75Ni0.25Sn4, and AuSn4. Scripta Materialia, 2004. 51(7): p. 745-749.
181. Tsukamoto, H., et al., Nanoindentation characterization of intermetallic compounds
formed between Sn–Cu (–Ni) ball grid arrays and Cu substrates. Materials Science and
Engineering: B, 2009. 164(1): p. 44-50.
182. Xian, J.W., et al., Anisotropic thermal expansion of Ni3Sn4, Ag3Sn, Cu3Sn, Cu6Sn5 and
βSn. Intermetallics, 2017. 91: p. 50-64.
183. Deng, X., et al., Deformation behavior of (Cu, Ag)–Sn intermetallics by nanoindentation.
Acta Materialia, 2004. 52(14): p. 4291-4303.
184. Kumar, S. and J. Jung, Mechanical and electronic properties of Ag3Sn intermetallic
compound in lead free solders using ab initio atomistic calculation. Materials Science and
Engineering: B, 2013. 178(1): p. 10-21.
185. Peng, S., et al. High temperature aging study of intermetallic compound formation of Sn3.5Ag and Sn-4.0Ag-0.5Cu solders on electroless Ni (P) metallization. in 56th Electronic
Components and Technology Conference 2006. 2006.
186. Blair, H.D., P. Tsung-Yu, and J.M. Nicholson. Intermetallic compound growth on Ni,
Au/Ni, and Pd/Ni substrates with Sn/Pb, Sn/Ag, and Sn solders [PWBs]. in 1998
Proceedings. 48th Electronic Components and Technology Conference (Cat.
No.98CH36206). 1998.
187. Chuang, H.Y., et al., Elimination of voids in reactions between Ni and Sn: A novel effect
of silver. Scripta Materialia, 2012. 66(3): p. 171-174.
171.

157

188.

189.
190.

191.

192.
193.

194.

195.

196.
197.

198.

199.

200.

201.

202.

203.

Liang, Y., C. Chen, and K. Tu, Side Wall Wetting Induced Void Formation due to Small
Solder Volume in Microbumps of Ni/SnAg/Ni upon Reflow. ECS Solid State Letters,
2012. 1: p. P60-P62.
Yang, T.H., et al., Effects of Aspect Ratio on Microstructural Evolution of Ni/Sn/Ni
Microjoints. Journal of Electronic Materials, 2019. 48(1): p. 9-16.
Laurila, T., et al., Analysis of the redeposition of AuSn4 on Ni/Au contact pads when
using SnPbAg, SnAg, and SnAgCu solders. Journal of Electronic Materials, 2005. 34(1):
p. 103-111.
Teo, J.W.R. and Y.F. Sun, Spalling behavior of interfacial intermetallic compounds in
Pb-free solder joints subjected to temperature cycling loading. Acta Materialia, 2008.
56(2): p. 242-249.
Pun, K., et al., Effect of Ni Layer Thickness on Intermetallic Formation and Mechanical
Strength of Sn-Ag-Cu Solder Joint. 2009. 487-493.
Shnawah, D.A., et al., Study on coarsening of Ag3Sn intermetallic compound in the Femodified Sn–1Ag–0.5Cu solder alloys. Journal of Alloys and Compounds, 2015. 622: p.
184-188.
Kanjilal, A., V. Jangid, and P. Kumar, Critical evaluation of creep behavior of Sn-Ag-Cu
solder alloys over wide range of temperatures. Materials Science and Engineering: A,
2017. 703: p. 144-153.
Yin, L., et al., Recrystallization and Precipitate Coarsening in Pb-Free Solder Joints
During Thermomechanical Fatigue. Journal of Electronic Materials, 2012. 41(2): p. 241252.
Perez, M., Gibbs–Thomson effects in phase transformations. Scripta Materialia, 2005.
52(8): p. 709-712.
Genanu, M., et al. Reliability Assessment and Microstructure Characterization of Cu
Pillars Assembled on Si and Glass Substrates. in 2016 IEEE 66th Electronic Components
and Technology Conference (ECTC). 2016.
Alam, M. and Y.C. Chan, Effect of 0.5 wt % Cu in Sn−3.5%Ag Solder Balls on the Solid
State Interfacial Reaction with Au/Ni/Cu Bond Pads for Ball Grid Array (BGA)
Applications. Chemistry of Materials - CHEM MATER, 2005. 17.
Qin, H.B., et al., Size and constraint effects on mechanical and fracture behavior of
micro-scale Ni/Sn3.0Ag0.5Cu/Ni solder joints. Materials Science and Engineering: A,
2014. 617: p. 14-23.
Yoon, J.-W., S.-W. Kim, and S.-B. Jung, Interfacial reaction and mechanical properties
of eutectic Sn–0.7Cu/Ni BGA solder joints during isothermal long-term aging. Journal of
Alloys and Compounds, 2005. 391: p. 82-89.
Kim, D.-G. and S.-B. Jung, Interfacial reactions and growth kinetics for intermetallic
compound layer between In–48Sn solder and bare Cu substrate. Journal of Alloys and
Compounds, 2005. 386(1): p. 151-156.
Madeni, J. and S. Liu, Effect of thermal aging on the interfacial reactions of tin-based
solder alloys and copper substrates and kinetics of formation and growth of intermetallic
compounds. Soldagem & Inspeção (Impresso), 2011. 16: p. 86-95.
Choudhury, S.F. and L. Ladani, Miniaturization of Micro-Solder Bumps and Effect of
IMC on Stress Distribution. Journal of Electronic Materials, 2016. 45(7): p. 3683-3694.
158

204.

205.
206.
207.

208.

209.
210.

211.
212.
213.

214.

Ogbomo, O.O., et al., Effect of Coefficient of Thermal Expansion (CTE) Mismatch of
Solder Joint Materials in Photovoltaic (PV) Modules Operating in Elevated Temperature
Climate on the Joint's Damage. Procedia Manufacturing, 2017. 11: p. 1145-1152.
Li, C.C., et al., Volume Shrinkage Induced by Interfacial Reaction in Micro-Ni/Sn/Ni
Joints. Metallurgical and Materials Transactions A, 2014. 45(5): p. 2343-2346.
Zhang, X.P. and C. Lu, Size and Volume Effects on the Strength of Microscale LeadFree Solder Joints. Journal of Electronic Materials, 2009. 38.
Li, X.P., et al., Solder Volume Effects on the Microstructure Evolutionand Shear Fracture
Behavior of Ball Grid Array StructureSn-3.0Ag-0.5Cu Solder Interconnects. Journal of
Electronic Materials, 2011. 40(12): p. 2425.
Tian, Y., et al., Effects of bump size on deformation and fracture behavior of
Sn3.0Ag0.5Cu/Cu solder joints during shear testing. Materials Science and Engineering:
A, 2011. 529: p. 468-478.
Li, B., et al., Size and constraint effects on interfacial fracture behavior of microscale
solder interconnects. Microelectronics Reliability, 2013. 53(1): p. 154-163.
Buffiere, J.-y., et al., Three-dimensional visualisation of fatigue cracks in metals using
high resolution synchrotron X-ray micro-tomography. Materials Science and Technology,
2006. 22: p. 1019-1024.
Ho, P.S. and T. Jiang, Capped through-silicon-vias for 3D integrated circuits, in
University of Texas Patents. 2019: United States.
Huang, H. and F. Spaepen, Tensile testing of free-standing Cu, Ag and Al thin films and
Ag/Cu multilayers. Acta Materialia, 2000. 48(12): p. 3261-3269.
Kiener, D., et al., A further step towards an understanding of size-dependent crystal
plasticity: In situ tension experiments of miniaturized single-crystal copper samples. Acta
Materialia, 2008. 56(3): p. 580-592.
Su, P., et al., Mechanical integrity evaluation of low-k device with bump shear. Journal of
Electronic Materials, 2006. 35(5): p. 1025-1031.

159

